## Cosborne/McGraw-Hill



Lance A. Leventhal Winthrop Saville

## $280^{\circ}$

Assembly Language Subroutines

# Z80 <br> Assembly Language Subroutines 

Lance A. Leventhal<br>Winthrop Saville

Osborne/McGraw-Hill
Berkeley, California

## Disclaimer of Warranties and Limitation of Liabilities

The authors have taken due care in preparing this book and the programs in it, including research, development, and testing to ascertain their effectiveness. The authors and the publisher make no expressed or implied warranty of any kind with regard to these programs or the supplementary documentation in this book. In no event shall the authors or the publisher be liable for incidental or consequential damages in connection with or arising out of the furnishing, performance, or use of any of these programs.

Z80 is a registered trademark of Zilog, Inc.
ZID and ZSID are trademarks of Digital Research Corp.
ED is a product of Digital Research Corp.
IBM is a registered trademark of IBM.
Teletype is a registered trademark of Teletype Corp.

Published by
Osborne/McGraw-Hill 2600 Tenth Street
Berkeley, California 94710
U.S.A.

For information on translations and book distributors outside of the U.S.A., please write to Osborne/ McGraw-Hill at the above address.

Z80 ${ }^{\circledR}$ ASSEMBLY LANGUAGE SUBROUTINES
Copyright $\odot 1983$ by McGraw-Hill, Inc. All rights reserved. Printed in the United States of America. Except as permitted under the Copyright Act of 1976, no part of this publication may be reproduced or distributed in any form or by any means, or stored in a data base or retrieval system, without the prior written permission of the publisher, with the exception that the program listings may be entered, stored, and executed in a computer system, but they may not be reproduced for publication.
1234567890 DODO 89876543
ISBN 0-931988-91-8
Cover by Jean Lake
Text design by Paul Butzler

## Contents

Preface ..... vii
1 General Programming Methods ..... 1
2 Implementing Additional Instructions and Addressing Modes ..... 71
3 Common Programming Errors ..... 139
Introduction to the Program Section ..... 161
4 Code Conversion ..... 167
5 Array Manipulation and Indexing ..... 195
6 Arithmetic ..... 217
7 Bit Manipulation and Shifts ..... 267
8 String Manipulation ..... 288
9 Array Operations ..... 319
10 Input/Output ..... 356
11 Interrupts ..... 394
A Z80 Instruction Set Summary ..... 433
B Programming Reference for the Z80 PIO Device ..... 457
C ASCII Character Set ..... 463
Glossary ..... 465
Index ..... 489

## Preface

This book is intended to serve as a source and a reference for the assembly language programmer. It contains an overview of assembly language programming for a particular microprocessor and a collection of useful subroutines. In the subroutines, a standard format, documentation package, and parameter passing techniques were used. The rules of the most popular assemblers have been followed, and the purpose, procedure, parameters, results, execution time, and memory usage of each routine have been described.

The overview sections summarize assembly language programming for those who do not have the time or need for a complete textbook; the Assembly Language Programming series provides more extensive discussions. Chapter 1 introduces assembly language programming for the particular processor and summarizes the major features that make this processor different from other microprocessors and minicomputers. Chapter 2 shows how to implement instructions and addressing modes that are not explicitly available. Chapter 3 describes common programming errors.
The collection of subroutines emphasizes common tasks that occur in many applications. These tasks include code conversion, array manipulation, arithmetic, bit manipulation, shifting functions, string manipulation, sorting, and searching. We have also provided examples of I/O routines, interrupt service routines, and initialization routines for common family chips such as parallel interfaces, serial interfaces, and timers. You should be able to use these programs as subroutines in actual applications and as starting points for more complex programs.
This book is intended for the person who wants to use assembly language immediately, rather than just learn about it. The reader could be

- An engineer, technician, or programmer who must write assembly language programs for a design project.
- A microcomputer user who wants to write an I/O driver, a diagnostic program, a utility, or a systems program in assembly language.
- An experienced assembly language programmer who needs a quick review of techniques for a particular microprocessor.
- A systems designer who needs a specific routine or technique for immediate use.
- A high-level language programmer who must debug or optimize programs at the assembly level or must link a program written in a high-level language to one written in assembly language.
- A maintenance programmer who must understand quickly how specific assembly language programs work.
- A microcomputer owner who wants to understand the operating system for a particular computer or who wants to modify standard I/O routines or systems programs.
- A student, hobbyist, or teacher who wants to see examples of working assembly language programs.

This book can also serve as a supplement for students of the Assembly Language Programming series.

This book should save the reader time and effort. The reader should not have to write, debug, test, or optimize standard routines or search through a textbook for particular examples. The reader should instead be able to obtain easily the specific information, technique, or routine that he or she needs. This book has been organized and indexed for rapid use and reference.

Obviously, a book with such an aim demands feedback from its readers. Although all the programs have been thoroughly tested and carefully documented, please inform the publisher if you find any errors. If you have suggestions for better methods or for additional topics, routines, programming hints, or index entries, please tell us about them. We have used our programming experience to develop this book, but your help is needed to improve it. We would greatly appreciate your comments, criticisms, and suggestions.

## NOMENCLATURE

We have used the following nomenclature in this book to describe the architecture of the Z80 processor, to specify operands, and to represent general values of numbers and addresses.

## Z80 Architecture

## Byte-length registers include

| A (accumulator) | R (refresh) |
| :--- | :--- |
| B | $\mathrm{A}^{\prime}$ |
| C | $\mathrm{B}^{\prime}$ |
| D | $\mathrm{C}^{\prime}$ |
| E | $\mathrm{D}^{\prime}$ |
| H | $\mathrm{E}^{\prime}$ |
| L | $\mathrm{H}^{\prime}$ |
| F (flags) | $\mathrm{L}^{\prime}$ |
| I (interrupt vector) | $\mathrm{F}^{\prime}$ |

Of these, the primary user registers are the first seven: A, B, C, D, E, H, and L. The I (interrupt vector) register contains the more significant byte (page number) of interrupt service addresses in Interrupt Mode 2. The R (refresh) register contains a memory refresh counter. The $F$ (flag) register consists of a set of bits with independent functions and meanings, organized as shown in the following diagram:


Register pairs and word-length registers include

| AF | (Accumulator and flags, accumulator most significant) |
| :---: | :---: |
| $\mathrm{AF}^{\prime}$ | (Registers $\mathrm{A}^{\prime}$ and $\mathrm{F}^{\prime}, \mathrm{A}^{\prime}$ most significant) |
| BC | (Registers B and C, B most significant) |
| $\mathrm{BC}^{\prime}$ | (Registers $\mathrm{B}^{\prime}$ and $\mathrm{C}^{\prime}, \mathrm{B}^{\prime}$ most significant) |
| DE | (Registers D and E, D most significant) |
| DE' | (Registers $\mathrm{D}^{\prime}$ and $\mathrm{E}^{\prime}, \mathrm{D}^{\prime}$ most significant) |
| HL | (Registers H and L, H most significant) |
| HL' | (Registers $\mathrm{H}^{\prime}$ and $\mathrm{L}^{\prime}, \mathrm{H}^{\prime}$ most significant) |
| IX | (Index register X or IX) |
| IY | (Index register Y or IY) |
| PC | (Program counter) |
| SP | (Stack pointer) |

Flags include
Add/Subtract (N)
Carry (C)
Auxiliary Carry ( $\mathrm{A}_{\mathrm{C}}$ )

Parity/Overflow (P/O or P/V)
Sign (S)
Zero (Z)
These flags are arranged in the F register as shown previously.
Miscellaneous facilities include
Interrupt Flip-flop 1 (IFF1)
Interrupt Flip-flop 2 (IFF2)

## Z80 Assembler

## Delimiters include

space
,
(,)

After a label, except for EQU, DEFL, and MACRO, which require a space After an operation code
Between operands in the operand (address) field
Before a comment
Around memory references

All operands are treated as data unless they are enclosed in parentheses.

## Pseudo-Operations include

DB or DEFB
DEFL
DEFM
DS or DEFS
DW or DEFW
END
EQU
ORG

Define byte; place byte-length data in memory.
Define label (may be redefined later).
Define string; place ASCII data in memory.
Define storage; allocate bytes of memory.
Define word; place word-length data in memory.
End of program.
Equate; define the attached label.
Set origin; place subsequent object code starting at the specified address.

## Designations include

## Number systems:

B (suffix) Binary
D (suffix) Decimal
H (suffix) Hexadecimal
Q (suffix) Octal
The default mode is decimal; hexadecimal numbers must start with a digit (you must add a leading zero if the number starts with a letter).
Others:

[^0]\$ Current value of location (program) counter

## General Nomenclature

ADDR
ADDR1
ADDR2
BASE
BICON
CONST
DEST

HIGH
INDIR

LOW
MASK
n
NPARAM
NEXT
NRESLT
NTIMES
NTIML
NTIMM
NUM
NUM1
NUM2
OFF
OFFSET
oper
OPER
OPER1
OPER2
reg
reg1
RETPT
rp
rph
rpl
rp1
rplh
rp11
rp2
rp2h
rp21
SPTR
STRNG
SUM
TEMP
VAL16
VAL16H
VAL16L
value
xy

A 16-bit address in data memory
A 16-bit address in data memory
A 16-bit address in data memory
A constant 16-bit address in data memory
An 8-bit data item in binary format
A constant 8 -bit data item
A 16-bit address in program memory, the destination for a jump instruction
A 16-bit data item
A 16-bit address in data memory, the starting address for an indirect address. The indirect address is stored in memory locations INDIR and INDIR+1.
A 16-bit data item
An 8-bit number used for masking
A bit position in a byte; possible values are 0 through 7
A 16-bit data item
A 16-bit address in program memory
A 16-bit data item
An 8-bit data item
An 8-bit data item
An 8-bit data item
A 16-bit data item
A 16-bit address in data memory
A 16-bit address in data memory
An 8-bit fixed offset
An 8-bit fixed offset
An 8-bit data item, a register, (HL), or an indexed address
A 16-bit address in data memory
A 16-bit address in data memory
A 16-bit address in data memory
A primary user register (A, B, C, D, E, H, or L)
A primary user register
A 16-bit address in program memory
A primary register pair ( $\mathrm{BC}, \mathrm{DE}$, or HL )
The more significant byte of rp
The less significant byte of rp
A primary register pair
The more significant byte of rpl
The less significant byte of rpl
Another primary register pair, not the same as rpl
The more significant byte of rp2
The less significant byte of rp2
A 16-bit address in data memory
A 16-bit address in data memory
A 16-bit address in data memory
A 16-bit address in data memory
A 16-bit data item
The more significant byte of VAL16
The less significant byte of VAL16
An 8-bit data item
An index register, either IX or IY

## Chapter 1 General Programming Methods

Some general methods for writing assembly language programs for the $\mathbf{Z} 80$ microprocessor are presented in this chapter. In addition, techniques for performing the following operations are explained:

- Loading and saving registers
- Storing data in memory
- Arithmetic and logical functions
- Bit manipulation and testing
- Testing for specific values
- Numerical comparisons
- Looping (repeating sequences of operations)
- Array processing and manipulation
- Table lookup
- Character code manipulation
- Code conversion
- Multiple-precision arithmetic
- Multiplication and division
- List processing
- Processing of data structures.

Also included in this chapter are special sections that describe passing parameters to subroutines, general methods for writing I/O drivers and interrupt service routines, and ways of making programs run faster or use less memory.

The operations described are required in such applications as instrumentation, test equipment, computer peripherals, communications equipment, industrial control, process control, business equipment, aerospace and military systems, and consumer products. Microcomputer users will employ these operations in writing I/O drivers, utility programs, diagnostics, and systems software, and in understanding, debugging, and improving programs written in high-level languages. This chapter provides a brief
guide to Z 80 assembly language programming for those who have an immediate application in mind.

## SUMMARY FOR EXPERIENCED PROGRAMMERS

For those who are familiar with assembly language programming on other computers, we provide here a brief review of the peculiarities of the Z80. Being aware of these unusual features can save a lot of time and trouble.

1. Arithmetic and logical operations are allowed only between the accumulator and a byte of immediate data, the contents of a general-purpose register, the contents of the address in register pair HL, or the contents of an indexed address. Arithmetic and logical instructions do not allow direct addressing.

For example, the alternatives for the OR instruction are OR CONST, where CONST is a fixed data byte; OR reg, where reg is an 8-bit general-purpose register; OR (HL); and OR ( $x y+O F F$ ). The third alternative logically ORs the accumulator with the data byte located at the address in HL. The fourth alternative logically ORs the accumulator with the data byte located at an indexed address; the processor determines the address by adding the 8 -bit offset OFF to a 16-bit index register.
2. The accumulator and register pair HL are special. The accumulator is the only byte-length register that can be loaded or stored directly. The accumulator is also the only register that can be complemented, negated, shifted with a single-byte instruction, loaded indirectly from the addresses in register pairs BC or DE , stored indirectly at the addresses in register pairs BC or DE, or used in IN and OUT instructions with direct addressing.

HL is the only register pair that can serve as an indirect address in arithmetic or logical instructions or in loading or storing registers other than the accumulator. HL is also the only register pair that can be transferred to the program counter or stack pointer. Furthermore, HL serves as a double-length accumulator in 16-bit addition and subtraction. Register pair DE is also special because the instruction EX DE,HL can exchange it with HL. Thus, the Z80's registers are highly asymmetric, and the programmer must carefully choose which data and addresses go in which registers.
3. There are often several names for the same physical register. The registers A, B, $C, D, E, H$, and $L$ are all available as 8 -bit registers. The register pairs $B C$ ( $B$ more significant), DE (D more significant), and HL (H more significant) are also available as 16-bit register pairs in many instructions. The terms "register pair B," "registers B and C," and "register pair BC" all have the same meaning, and there are similar variations for registers D and E and H and L . Note that the register pair and the two single registers are physically identical and cannot be used for different purposes at the same time.

In fact, H and L are almost always used to hold an indirect address because of the availability of instructions that access the data at that address as well as special instructions like LD SP,HL; JP (HL); EX (SP),HL; and EX DE,HL. Register pair DE is used for a second address when one is needed because of the EX DE,HL instruction. Registers B and C are generally used as separate 8-bit registers for temporary data storage and counters.
4. The effects of instructions on flags are extremely inconsistent. Some particularly unusual effects are (a) logical instructions clear the Carry, (b) one-byte accumulator rotate instructions affect no flags other than the Carry, (c) load, store, transfer, increment register pair or index register, and decrement register pair or index register instructions affect no flags at all, and (d) 16-bit addition (ADD HL or ADD xy) affects only the Carry flag. Table A-1 in Appendix A can be used as an aid in determining how an instruction affects the flags.
5. There is no indirect addressing through memory locations. The lack of indirect addressing is overcome by loading the indirect address into register pair HL. Thus, indirect addressing is a two-step process. The indirect address can also be loaded into registers pair BC or DE , but it can then only be used to load or store the accumulator.
6. The Z80's indexing allows only an 8 -bit fixed offset in the instruction. Its main purpose is to implement postindexing and to allow offsets in data structures. A more general form of indexed addressing requires an explicit 16-bit addition of register pairs using HL as a 16 -bit accumulator. Thus, indexing usually requires several steps: The index must be loaded into one register pair, the base address must be loaded into another register pair (one pair must be HL), the two must be added explicitly (using ADD HL,rp), and the sum must be used as an indirect address (by referring to (HL)). Generalized indexing on the Z80 is a long, awkward process.
7. There is a combined Parity/Overflow indicator. This flag indicates even parity after all instructions that affect it except addition and subtraction. Then it indicates the occurrence of two's complement overflow.
8. Many common instructions are missing but can easily be simulated with register operations. Some examples are clearing the accumulator (use SUB A or XOR A), clearing the Carry flag (use AND A or OR A), and logically shifting the accumulator left (use ADD A,A). Either AND A or OR A clears the Carry flag and sets the other flags according to the contents of the accumulator. But remember, loading a register does not affect any flags.
9. There are both relative and absolute branches (using the operation codes JR and JP, respectively). Both addressing methods are allowed for unconditional branches. The sets of conditional branches differ; relative branches exist only for the Carry and Zero flags, whereas absolute branches exist for the Carry, Sign, Parity/Overflow, and Zero flags. What is interesting here is that the relative branches occupy less memory

## 4

than the corresponding absolute branches ( 2 bytes rather than 3 ) but execute more slowly if the branch is taken ( 12 cycles rather than 10 ).
10. Increment and decrement instructions behave differently, depending on whether they are applied to 8 -bit or 16 -bit operands. Decrementing or incrementing an 8 -bit register affects all flags except the Carry. Decrementing or incrementing a 16-bit register pair or index register does not affect any flags at all. A 16-bit register pair can be used as a counter, but the only way to test the pair for zero is to logically OR the two bytes together in the accumulator. The 16-bit instructions are intended primarily for address calculations, not for data manipulation.
11. Instructions that are additions to the original 8080 instruction set occupy more memory and execute more slowly than other instructions with similar functions and addressing modes. Among them are bit manipulation, arithmetic shift, logical shift, shifts of registers other than the accumulator, and some loads. These instructions execute more slowly because they require a prefix byte that tells the processor the instruction is not an original 8080 instruction and the next byte is the real operation code. Weller makes it easier to recognize the secondary instructions by using mnemonics derived from the 8080 instruction set. ${ }^{1}$
12. Certain registers and facilities are clearly secondary in importance. The programmer should employ them only when the primary registers and facilities are already in use or too inconvenient to use. The secondary facilities, like the secondary instructions, represent additions to the underlying 8080 microprocessor. The most important additions are index registers IX and IY; many instructions use these registers, but they take more memory and much more time than instructions that use the other register pairs. Another addition is the primed register set. Only two instructions (EX 'AF, AF' and EXX) allow access to the primed set, and for this reason programmers generally reserve it for functions such as fast interrupt response.
13. Operations that can be done directly to a general-purpose register are shift it, transfer it to or from another register, load it with a constant, increment it by 1 , or decrement it by 1 . These operations can also be performed indirectly on the memory address in HL or on a memory location addressed via indexing.
14. Only register pairs or index registers can be moved to or from the stack. One pair is AF, which consists of the accumulator (more significant byte) and the flags (less significant byte). The CALL and RET instructions transfer addresses to or from the stack; there are conditional calls and returns but they are seldom used.
15. The Z 80 has a readable interrupt enable flag. One can determine its value by executing LD A,I or LD A,R. Either instruction moves the Interrupt flip-flop to the Parity/Overflow flag. That flag then reflects the state of the interrupt system at a particular time, and thus can be used to restore the state after the processor executes code that must run with interrupts disabled.
16. The Z 80 uses the following common conventions:

- The 16-bit addresses are stored with the less significant byte first (that is, at the lower address). The order of the bytes in an address is the same as in the 8080, 8085, and 6502 microprocessors, but the opposite of that used in the 6800 and 6809.
- The stack pointer contains the lowest address actually occupied by the stack. This convention is also used in the 8080,8085 , and 6809 microprocessors, but the obvious alternative (next available address) is used in the 6502 and 6800 . Z80 instructions store data in the stack using predecrementing (they subtract 1 from the stack pointer before storing a byte) and load data from the stack using postincrementing (they add 1 to the stack pointer after loading a byte).
- The interrupt (enable) flag is 1 to allow interrupts and 0 to disallow them. This convention is the same as in the 8080 and 8085 , but the opposite of that used in the 6502,6800 , and 6809.


## REGISTER SET

Z80 assembly language programming is complicated by the asymmetry of the processor's instruction set. Many instructions apply only to particular registers, register pairs, or sets of registers. Almost every register has its own unique features, and almost every instruction has its own peculiarities. Table 1-1 lists the 8-bit registers and the instructions that use them. Table 1-2 lists the 16 -bit registers and the instructions that use them (of course, all instructions change the program counter implicitly). Table 1-3 lists the indirect addresses contained in on-board register pairs and the instructions that use them. Table 1-4 lists the instructions that apply only to the accumulator, and Table 1-5 lists the instructions that apply only to particular 16-bit registers. Table 1-6 lists the instructions that apply to the stack.

The general uses of the registers are as follows:

- The accumulator, the center of data processing, is the source of one operand and destination of the result for most arithmetic, logical, and other processing operations.
- Register pair HL is the primary memory address register. Instructions can often refer to the data at the address in HL, that is, (HL).
- Register pair DE is the secondary memory address register because the programmer can exchange its contents with HL using EX DE,HL.
- Registers B and C (register pair BC) are general-purpose registers used mainly for counters and temporary data storage. Register B is often used as a loop counter because of its special usage in the DJNZ instruction.
- Index registers IX and IY are used when the programmer is referring to memory addresses by means of fixed offsets from a variable base. These registers also serve as backups to HL when that register pair is occupied.

Table 1-1. Eight-Bit Registers and Applicable Instructions

| 8-Bit Register | Instructions |
| :--- | :--- |
| A only | CPL, DAA; IN A,(port); LD (ADDR), LD (BC or DE), NEG; |
|  | OUT (port),A; RLA, RLCA, RLD, RRA, RRCA, RRD. |
| A,B,C,D,E,H,L | ADC A; ADD A; AND, CP, DEC; IN reg,(C); INC, LD, OR; |
|  | OUT (C),reg; RL, RLC, RR, RRC, SBC A; SLA, SRA, |
|  | SRL, SUB, XOR |
| B only | DJNZ, IND, INDR, INI, INIR, OTDR, OTIR, OUTD, OUTI |
| C only | IN reg,(C); OUT (C),reg; IND, INDR, INI, INIR, OTDR, |
|  | OTIR, OUTD, OUTI |
| F (flags) | CCF, SCF (see also AF register pair) |
| I (interrupt vector) | LD I,A; LD A,I |
| R (refresh) | LD R,A; LD A,R |

Table 1-2. Sixteen-Bit Registers and Applicable Instructions

| 16-Bit Register | Instructions |
| :---: | :---: |
| AF | POP; PUSH; EX AF,AF' |
| $\mathrm{AF}^{\prime}$ | EX AF,AF' |
| BC | ADC HL, ADD xy, ADD HL, CPD, CPDR, CPI, CPIR, DEC, EXX, INC, LD, LDD, LDDR, LDI, LDIR, POP, PUSH, SBC HL |
| $\mathrm{BC}^{\prime}$ | EXX |
| DE | ADC HL, ADD xy, ADD HL, DEC; EX DE,HL; EXX, INC, LD, LDD, LDDR, LDI, LDIR, POP, PUSH, SBC HL |
| DE ${ }^{\prime}$ | EXX |
| HL | ADC HL, ADD HL, CPD, CPDR, CPI, CPIR, DEC; EX DE,HL; EX (SP), HL; EXX, INC, IND, INDR, INI, INIR, LD, LDD, LDDR, LDI, LDIR, OTDR, OTIR, OUTD, OUTI, POP, PUSH, SBC HL |
| HL' | EXX |
| IX | ADD IX, LD, POP, PUSH; EX (SP),IX |
| IY | ADD IY, LD, POP, PUSH; EX (SP),IY |
| Program Counter | CALL instructions, JP, JR, RETURN instructions, RETI, RETN, RST |
| Stack Pointer | CALL instructions, ADD HL, DEC, INC, LD, POP, PUSH, RETURN instructions, RST |

Table 1-3. Indirect Addresses and Applicable Instructions

| Location of Address | Instructions |
| :---: | :---: |
| Register pair BC <br> Register pair DE <br> Register pair HL* <br> Stack Pointer <br> Index register X or Y | ```LD A,(BC); LD (BC),A LD A,(DE); LD (DE),A ADC A; ADD A; AND, CP, DEC, INC, JP, LD, OR, SBC A; SUB, XOR CALL instructions, POP, PUSH, RETURN instructions, RST JP``` |
| * Index register X or Y can also be used as an indirect address for the same instructions as HL by specifying indexed addressing with a fixed offset of zero. |  |

Table 1-4. Instructions That Apply Only to the Accumulator

| Instruction | Function |
| :--- | :--- |
| ADC A | Add with carry |
| ADD A | Add |
| AND | Logical AND immediate |
| CPL | One's complement |
| CP | Compare |
| DAA | Decimal adjust (decimal correction) |
| IN A,(port) | Input direct |
| LD A,(ADDR) | Load direct |
| LD A,(rp) | Load indirect |
| NEG | Two's complement (negate) |
| OR | Logical OR |
| OUT (port),A | Output direct |
| RLA | Rotate accumulator left through carry |
| RLCA | Rotate accumulator left |
| RRA | Rotate accumulator right through carry |
| RRCA | Rotate accumulator right |
| SBC A | Subtract with borrow |
| SUB | Subtract |
| XOR | Logical EXCLUSIVE OR |
|  |  |

Table 1-5. Instructions That Apply Only to One or Two 16-Bit Registers

| Instruction | 16-Bit Registers | Function |
| :--- | :--- | :--- |
| EX AF,AF' | AF,AF' | Exchange program status with alternate <br> program status <br> Exchange HL with DE |
| EX DE,HL | DE,HL | Exchange HL with top of stack |
| EX (SP),HL | HL | IX or IY |
| EX (SP),xy | HL,SP | Exchange index register with top of stack |
| LD SP,HL | IX or IY,SP | Load stack pointer from HL |
| LD SP,xy |  |  |

Table 1-6. Instructions That Use the Stack

| Instruction | Function |
| :--- | :--- |
| Call instructions | Jump and save program counter in stack (including <br> conditionals) <br> EX (SP),HL <br> EX (SP),xy <br> POP <br> PUSH <br> RETURN instructions HL with top of stack |
| RST | Exchange index register with top of stack <br> Load register pair from stack |
|  | Store register pair in stack <br> Load program counter from stack (including <br> conditionals) |

We may describe the special features of particular registers as follows:

- Accumulator. Only single register that can be loaded or stored directly. Only 8-bit register that can be shifted with a one-byte instruction. Only register that can be complemented, decimal adjusted, or negated with a single instruction. Only register that can be loaded or stored using the addresses in register pairs BC or DE. Only register that can be stored in an output port or loaded from an input port using direct addressing. Source and destination for all 8-bit arithmetic and logical instructions except DEC and INC. Only register that can be transferred to or from the interrupt vector (I) or refresh ( R ) register.
- Register pair HL. Only register pair that can be used indirectly in the instructions ADC, ADD, AND, CMP, DEC, INC, OR, SBC, SUB, and XOR. Source and destination for the instructions ADC HL, ADD HL, and SBC HL. Only register pair
that can be exchanged with register pair DE or with the top of the stack. Only register pair that can have its contents moved to the stack pointer (LD SP,HL) or the program counter (JP (HL)). Only register pair that can be shifted with a single instruction (ADD HL,HL). Automatically used as a source address register in block move, block compare, and block output instructions. Automatically used as a destination address register in block input instructions.
- Register pair DE. Only register pair that can exchanged with HL (EX DE,HL). Automatically used as a destination address register in block move instructions.
- Register pair BC. Automatically used as a counter in block move and block compare instructions.

[^1]Note the following:

- The A register is the only 8-bit register that can be loaded from memory or stored in memory using direct addressing.
- Only the address in register pair HL or an address obtained via indexing can be used in operations other than loading and storing the accumulator. That is, only the data at the address in HL or at an indexed address can be moved to or from a user register, decremented, incremented, or used in arithmetic and logical operations.
- Only DEC reg and INC reg perform 8-bit arithmetic operations without involving the accumulator (of course, DEC and INC may be applied to the accumulator).
- Only index registers IX and IY allow an offset from a base address. The data at the indexed address can be used like the data at the address in HL.
- The index registers IX and IY make useful backups to HL because of the availability of the 16-bit instructions ADD xy; EX (SP), xy; JP (xy); and LD SP, xy.


## Register Transfers

The LD instruction can transfer any 8-bit general-purpose register (A, B, C, D, E, H, or L ) to any other 8 -bit general-purpose register. The flag ( F ) register can only be transferred to or from the stack along with the accumulator (PUSH AF and POP AF). Register pairs DE and HL can be exchanged using EX DE,HL.

The common transfer instructions are

- LD A,reg transfers the contents of reg to the accumulator
- LD reg,A transfers the contents of the accumulator to reg
- LD reg,(HL) loads reg with the contents of the memory address in register pair HL
- LD (HL),reg stores reg at the memory address in register pair HL
- EX DE,HL exchanges register pair DE with HL.

The destination always comes first in the operand field of LD. That is, LD reg1,reg2 transfers the contents of reg2 to reg1, the opposite of the convention proposed in IEEE Standard 694 for assembly language instructions. ${ }^{2}$ The LD changes the destination, but leaves the source as it was. Note that EX DE,HL changes all four registers (D, E, H , and L); it is thus equivalent to four LDs plus some intermediate steps that save one byte of data while transferring another.

## LOADING RECISTERS FROM MEMORY

The Z 80 microprocessor has five addressing modes that can be used to load registers from memory. These addressing modes are: Direct (from a specific memory address), Immediate (with a specific value), Indirect (from an address stored in a register pair), Indexed (from an address obtained by adding a fixed offset to an index register), and Stack (from the top of the stack). ${ }^{3}$

## Direct Loading of Registers

The accumulator, a primary register pair (BC, DE, or HL ), the stack pointer, or an index register can be loaded from memory using direct addressing.

## Examples

1. LD A,(2050H)

This instruction loads the accumulator (register A) from memory location $2050_{16}$.

## 2. LD HL,(0A000H)

This instruction loads register L from memory location $\mathrm{A} 000_{16}$ and register H from memory location. A $001_{16}$ Note the standard Z80 practice of storing 16-bit numbers with the less significant byte at the lower address, followed by the more significant byte.

## 3. LD SP,(9A12H)

This instruction loads the stack pointer from memory locations 9A12 ${ }_{16}$ (less significant byte) and 9A13 16 (more significant byte).

## Immediate Loading of Registers

Immediate addressing can be used to load any register, register pair, or index register with a specific value. The register pairs include the stack pointer.

## Examples

## 1. LD C,6

This instruction loads register $C$ with the number 6 . The 6 is an 8 -bit data item, not a 16-bit address. Do not confuse the number 6 with the address $0006_{16}$.

## 2. LD DE, 15E3H

This instruction loads register D with $15_{16}$ and register E with $\mathrm{E} 3_{16}$.

## 3. LD IY,0B7EEH

This instruction loads index register IY with $\mathrm{B}_{\mathrm{EE}} \mathrm{E}_{16}$.

## Indirect Loading of Registers

The instruction LD reg,(HL) can load any register from the address in register pair HL. The instruction LD A,(rp) can load the accumulator using the address in a register pair (BC, DE, or HL). Note that there is no instruction that loads a register pair indirectly.

## Examples

## 1. LD D,(HL)

This instruction loads register $D$ from the memory address in register pair HL. The assembly language instruction takes the form "LD destination register, source register"; the order of the operands is the opposite of that proposed for IEEE Standard $694 .{ }^{4}$

## 2. LD A,(BC)

This instruction loads the accumulator from the memory address in register pair BC. Note that you cannot load any register except A using BC or DE indirectly.

## Indexed Loading of Registers

The instruction LD A, (xy + OFFSET) loads the accumulator from the indexed address obtained by adding the 8 -bit number OFFSET to the contents of an index register. Note that OFFSET is a fixed 8-bit number (its value is part of the program), while the index register contains a 16-bit address that can be changed. ${ }^{5}$ If OFFSET $=0$, indexing is equivalent to indirection, but it is slower since the processor still must perform the address addition.

## Stack Loading of Registers

The instruction POP rp or POP xy loads a register pair or an index register from the top of the stack and adjusts the stack pointer appropriately. One register pair for POP rp is AF, which consists of the accumulator (more significant byte) and the flags (less significant byte). No instructions load 8-bit registers from the stack or use the stack pointer indirectly without changing it (although EX (SP),HL and EX (SP), xy have no net effect on the stack pointer since they transfer data both to and from the stack).

## Examples

## 1. POP DE

This instruction loads register pair DE from the top of the stack and increments the stack pointer by 2. Register E is loaded first.

## 2. POP IY

This instruction loads index register IY from the top of the stack and increments the stack pointer by 2 . The less significant byte of IY is loaded first.

The stack has the following special features:

- The stack pointer contains the address of the most recently occupied location. The stack can be anywhere in memory.
- Data is stored in the stack using predecrementing-the instructions decrement the stack pointer by 1 before storing each byte. Data is loaded from the stack using postincrementing-the instructions increment the stack pointer by 1 after loading each byte.
- As is typical with microprocessors, there are no overflow or underflow indicators.


## STORING REGISTERS IN MEMORY

The Z80 has four addressing modes that can be used to store registers in memory. These modes are: Direct (at a specific memory address), Indirect (at an address stored in a register pair), Indexed (at an address calculated by adding an 8-bit offset to the contents of an index register), and Stack (at the top of the stack).

## Direct Storage of Registers

Direct addressing can be used to store the accumulator, a register pair (BC, DE, or HL), the stack pointer, or an index register.

## Examples

1. LD (35C8H),A

This instruction stores the accumulator in memory location $35 \mathrm{C} 8_{16}$.

## 2. LD (203AH),HL

This instruction stores register L in memory location $203 \mathrm{~A}_{16}$ and register H in memory location $203 \mathrm{~B}_{16}$.
3. LD (0A57BH),SP

This instruction stores the stack pointer in memory locations A57 $\mathrm{B}_{16}$ (less significant byte) and $\mathrm{A} 57 \mathrm{C}_{16}$ (more significant byte).

## Indirect Storage of Registers

The instruction LD (HL), reg can store any register at the address in register pair HL. The instruction LD (rp), A can store the accumulator at the address in a register pair ( $\mathrm{BC}, \mathrm{DE}$, or HL ). Note that there is no instruction that stores a register pair indirectly.

## Examples

## 1. LD (HL), C

This instruction stores register C at the address in register pair HL. The form is "move to address in HL from C."

## 2. LD (DE), A

This instruction stores the accumulator at the memory address in register pair DE. Note that you cannot store any register except A using BC or DE indirectly.

## Indexed Storage of Registers

The instruction LD (xy+OFFSET),A stores the accumulator at the indexed address obtained by adding the 8-bit number OFFSET to the contents of an index register. If OFFSET $=0$, the indexed address is simply the contents of the index register, and indexing is reduced to a slow version of indirect addressing.

## Stack Storage of Registers

The instruction PUSH rp or PUSH xy stores a register pair or an index register at the top of the stack and adjusts the stack pointer appropriately. One register pair is AF, consisting of the accumulator (more significant byte) and the flags (less significant byte). There is no instruction that stores an 8 -bit register in the stack.

## Examples

## 1. PUSH BC

This instruction stores register pair BC at the top of the stack and decrements the stack pointer by 2 . Note that B is stored first, so C ends up at the top of the stack.

## 2. PUSH IX

This instruction stores index register IX at the top of the stack and decrements the stack pointer by 2 . Note that the less significant byte of IX is stored last, and thus it ends up at the top of the stack.

## OTHER LOADING AND STORING OPERATIONS

Other loading and storing operations require more than one instruction. Some typical examples are

1. Direct loading of a register other than $\mathbf{A}$.
```
LD A,(ADDR)
LD reg,A
```

An alternative is

```
LD HL,ADDR
LD reg,(HL)
```

The second approach leaves A unchanged, but makes HL an indirect addressing pair. Of course, the address in HL would then be available for later use.
2. Indirect loading of a register (from the address in memory locations INDIR and INDIR+1).

```
LD HL,(INDIR) ;GET INDIRECT ADDRESS
LD reg,(HL) ;LGAD DATA INDIRECTLY
```

3. Direct storage of a register other than $A$.
LD A,reg
LD (ADDR), A

An alternative is

| LD | HL, ADDR |
| :--- | :--- |
| LD | (HL), reg |

4. Indirect storage of a register (at the address in memory locations INDIR and INDIR+1).

| LD | HL, (INDIR) |
| :--- | :--- |
| LD | (HL), GET THE INDIRECT |

## STORING VALUES IN RAM

The usual ways to initialize RAM locations are (1) through the accumulator, (2) using register pair HL directly or indirectly, and (3) using an index register with a fixed offset.

## Examples

1. Store an 8-bit item (VALUE) in address ADDR.

$$
\begin{array}{ll}
\text { LD } & \text { A, VALUE } \\
\text { LD } & \text { (ADDR), A }
\end{array}
$$

or

| LD | HL, ADDR |
| :--- | :--- |
| LD | (HL), VALUE |

If VALUE $=0$, we could use SUB A or XOR A instead of LD A, 0 . Note, however, that SUB A or XOR A affects the flags, whereas LD A,0 does not.
2. Store a 16-bit item (VAL16) in addresses ADDR and ADDR+1 (MSB in ADDR+1).

```
LD HL,VAL16
LD (ADDR),HL
```

3. Store an 8-bit item (VALUE) at the address in memory locations INDIR and INDIR +1 .

| LD | $H L$, (INDIR) | :GET INDIRECT ALIDRESS |
| :--- | :--- | :--- |
| LD | (HL), VALUE | :STORE DATA INDIRECTLY |

4. Store an 8-bit item (VALUE) nine bytes beyond the address in memory locations INDIR and INDIR +1 .

| LD | A,VALUE |  |
| :--- | :--- | :--- |
| LD | $x y,(I N D I R)$ | ;GET BASE ADDRESS |
| LD | $(x y+9), A$ | ;STORE DATA 9 BYTES BEYOND BASE |

Here the indirect address is the base address of an array or other data structure.

## ARITHMETIC AND LOGICAL OPERATIONS

Most arithmetic and logical operations (addition, subtraction, AND, OR, EXCLUSIVE OR, and comparison) can be performed only between the accumulator and an 8-bit register, a byte of immediate data, or a byte of data in memory addressed through register pair HL or via indexing. Note that arithmetic and logical instructions do not allow direct addressing. If a result is produced (comparison does not produce any), it replaces the operand in the accumulator.

## Examples

1. Logically OR the accumulator with register C .

OR C
OR C logically ORs register $C$ with the accumulator and places the result in the accumulator. The programmer only has to specify one operand; the other operand and the destination of the result are always the accumulator.
2. Add register $B$ to the accumulator.

ADD A, B
$\mathrm{ADD} \mathrm{A}, \mathrm{B}$ adds register B to the accumulator (register A ) and places the result in the accumulator. In the instructions ADC, ADD , and SBC , the programmer must specify both operands. The reason is that the Z80 also has the instructions ADC HL (add register pair to HL with carry), ADD HL (add register pair to HL), ADD xy (add register pair or index register to index register), and SBC HL (subtract register pair from HL with borrow). Note the inconsistency here: Both operands must be specified in ADC, ADD, and SBC, but only one operand in SUB; furthermore, the Z80 has an ADD xy instruction, but no ADC xy or SBC xy instruction. Since the 16-bit arithmetic instructions are mainly intended for addressing, we will discuss them later.
3. Logically AND the accumulator with the binary constant BICON.

AND BICON
Immediate addressing is the default mode; no special operation code or designation is necessary.
4. Logically OR the accumulator with the data at the address in register pair HL.

```
OR (HL)
```

Parentheses indicate a reference to the contents of a memory address.
Other operations require more than one instruction. Some typical examples are:

- Add memory locations OPER1 and OPER2, place sum in memory location SUM.

| LD | A, (OPER1) | ;GET FIRST OPERAND |
| :--- | :--- | :--- |
| LD | B, A |  |
| LD | A, (OPER2) | ;GET SECOND OPERAND |
| ADD A, B |  |  |
| LD | (SUM), A | ;SAVE SUM |

or

| LD | HL, OPER1 |  |
| :--- | :--- | :--- |
| LD | A, (HL) | ;GET FIRST OFERAND |
| LD | HL,OPER2 |  |
| ADD | $A,(H L)$ | ;ADD SECOND OPERAND |
| LD | HL,SUM |  |
| LD | (HL), A | ;SAVE SUM |

We can shorten the second alternative considerably if the operands and the sum occupy consecutive memory addresses. For example, if OPER2 $=$ OPER1 +1 and SUM $=$ OPER2 +1 , we have

| LD | HL, OPER1 |  |
| :--- | :--- | :--- |
| LD | A, (HL) | ;GET FIRST OPERAND |
| INC | HL |  |
| ADD | A, (HL) | ;ADI SECOND OPERAND |
| INC | HL |  |
| LD | (HL), A | ;SAVE SUM |

- Add a constant (VALUE) to memory location OPER.

| LD | A, (OPER) |
| :--- | :--- |
| ADD | A, VALIIE |
| LD | (OPER), $A$ |

or

| LD | HL, OPER |
| :--- | :--- |
| LD | A, (HL) |
| ADD | A,VALUE |
| LD | (HL), A |

If VALUE $=1$, we can shorten the second alternative to

$$
\begin{array}{ll}
\text { LD } & \text { HL, OPER } \\
\text { INC } & \text { (HL) }
\end{array}
$$

You can use DEC (HL) similarly without changing the accumulator, but both DEC (HL) and INC (HL) affect all the flags except Carry.

## BIT MANIPULATION

The Z80 has specific instructions for setting, clearing, or testing a single bit in a register or memory location. Other bit operations require a series of single-bit instructions or logical instructions with appropriate masks. Complementing (CPL) applies only to the accumulator. Chapter 7 contains additional examples of bit manipulation.

The specific bit manipulation instructions are

```
SET n,reg
RES n,reg
BIT n,reg
```

- Sets bit n of register reg
- Clears bit $n$ of register reg
- Tests bit $n$ of register reg, setting the Zero flag if that bit is 0 and clearing the Zero flag if it is 1 .

All three instructions can also be applied to (HL) or to an indexed address. Note that the bit position is not a variable; it is part of the instruction. ${ }^{6}$

Other bit operations can be implemented by applying logical instructions to the accumulator as follows:

- Set bits to 1 by logically ORing them with l's in the appropriate positions.
- Clear bits by logically ANDing them with 0's in the appropriate positions.
- Invert (complement) bits by logically EXCLUSIVE ORing them with 1's in the appropriate positions.
- Test bits (for all 0's) by logically ANDing them with 1 's in the appropriate positions.

This approach is inconvenient since the logical instructions can only be applied to the accumulator. It does, however, allow the programmer to invert bits and change several bits at the same time.

## Examples

1. Set bit 6 of the accumulator.
```
SET \epsilon,A
```

or
OR O1000000B ; SET BIT 6 BY ORING WITH 1
Logically ORing a bit with 0 leaves it unchanged.
2. Clear bit 3 of the accumulator.

RES
3, A
or
AND 11110111B ; CLEAR BIT 3 BY ANDING WITH 0
Logically ANDing a bit with 1 leaves it unchanged.
3. Invert (complement) bit 2 of the accumulator.

XOR 00000100B ; INVERT BIT 2 BY XORING WITH 1
Logically EXCLUSIVE ORing a bit with 0 leaves it unchanged. Here there is no special bit manipulation instruction. Fortunately, setting and clearing bits are much more common operations than complementing bits.
4. Test bit 5 of the accumulator. In other words, clear the Zero flag if bit 5 is 1 , and set it if bit 5 is 0 .

BIT 5,A
or
AND $00100000 B$;TEST BIT 5 BY ANDING WITH 1
Note the inversion here in either alternative: The Zero flag is set to 1 if the bit is 0 , and to 0 if the bit is 1 .
5. Set bit 4 of register $D$.

```
SET 4,D
```

To use a logical function, we would have to load the data into the accumulator and load the result back into register D .
6. Invert (complement) bit 7 of memory location ADDR.

| LD | A, (ADDR) | ;GET DATA |
| :--- | :--- | :--- |
| XOR | $10000000 B$ | ;COMPLEMENT BIT 7 |
| LD | (ADDR),A | ;RETURN RESULT TO MEMORY |

7. Set bit 0 of the memory location five bytes beyond the address in INDIR and INDIR+1.
```
LD xy,(ADDR) ;GET INDIRECT ADDRESS
SET 0, (xy+5) ;SET BIT O OF BYTE }
```

You can change more than one bit at a time by using a series of bit manipulation instructions or by using the logical functions with appropriate masks.
8. Set bits 4 and 5 of the accumulator.
OR OOIIOOOOB :SET BITS 4 ANI 5 BY ORING WITH 1
or

| SET $4, A$ | ;SET BIT 4 FIRST |
| :--- | :--- | :--- |
| SET $5, A$ | ;AND THEN SET BIT 5 |

9. Invert (complement) bits 0 and 7 of the accumulator.

XOR 10000001B ; INVERT BITS O AND 7 EY XORING WITH 1
A handy shortcut to change bit 0 of a register or memory location is to use INC to set it (if you know that it is 0 ) and DEC to clear it (if you know that it is 1 ). You can also use either INC or DEC to complement bit 0 if you are not using the other bits of a register or memory location. These shortcuts are useful when you are storing a single 1-bit flag in a register or memory location.

## SHIFT OPERATIONS

The Z80 has shift instructions that operate on any register or memory location. Special instructions apply only to the accumulator, register pair HL, or an index register. Chapter 7 contains further examples of shift operations.

The instructions RL and RR rotate a register or memory location and the Carry flag as if they formed a 9 -bit register. Figures 1-1 and 1-2 show the effects of RL and RR. The instructions RLC and RRC rotate the register or memory location alone as shown in Figures 1-3 and 1-4. The bit shifted off the end still appears in the Carry flag as well as in the bit position at the other end. The instructions SLA and SRL perform logical shifts (as shown in Figures 1-5 and 1-6) which fill the bit at the far right or left with a 0 . SRA performs an arithmetic shift (see Figure 1-7) which preserves the sign bit by extending (copying) it to the right. Note that RL and RR preserve the old Carry flag (in either bit 0 or bit 7 ), whereas the other shift instructions destroy it.

Certain special instructions are shorter and faster than the regular shifts in specific situations. One-byte circular shifts (RLA, RLCA, RRA, RRCA) apply only to the accumulator. Adding a register to itself (ADD A,A; ADD HL,HL; ADD xy,xy) is equivalent to a logical left shift, while adding a register to itself with Carry (ADC A,A or ADC HL,HL) is equivalent to a left rotate through Carry.

## Examples

1. Rotate accumulator right two positions without the Carry.

RRC:A
RRCA

Original contents of Carry flag and register or memory location Carry Data

After RL (rotate left through Carry)

| Carry |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{B}_{7}$ |$\quad$| $\mathrm{B}_{6}$ | $\mathrm{~B}_{5}$ | $\mathrm{~B}_{4}$ | $\mathrm{~B}_{3}$ | $\mathrm{~B}_{2}$ | $\mathrm{~B}_{1}$ | $\mathrm{~B}_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Figure 1-1. The RL (rotate left through Carry) instruction

Original contents of Carry flag and register or memory location Carry Data


After RR (rotate right through Carry)


Figure 1-2. The RR (rotate right through Carry) instruction

Original contents of Carry flag and register or memory location


After RLC (rotate left)
Carry

| $\mathrm{B}_{7}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | | $\mathrm{B}_{6}$ | $\mathrm{~B}_{5}$ | $\mathrm{~B}_{4}$ | $\mathrm{~B}_{3}$ | $\mathrm{~B}_{2}$ |
| :--- | :--- | :--- | :--- | :--- |

$\mathrm{~B}_{1}$
$\mathrm{~B}_{0}$ $\mathrm{~B}_{7} \mathrm{c}$

Figure 1-3. The RLC (rotate left) instruction

Original contents of Carry flag and register or memory location


After RRC (rotate right)

Carry $\quad$\begin{tabular}{c}
8 <br>
$\mathrm{~B}_{0}$ <br>
\hline

$\quad$

$\mathrm{B}_{0}$ \& $\mathrm{~B}_{7}$ \& $\mathrm{~B}_{6}$ \& $\mathrm{~B}_{5}$ \& $\mathrm{~B}_{4}$ \& $\mathrm{~B}_{3}$ \& $\mathrm{~B}_{2}$ \& $\mathrm{~B}_{1}$ <br>
\hline
\end{tabular}

Figure 1-4. The RRC (rotate right) instruction

Original contents of Carry flag and register or memory location

| C |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |$\quad$| $\mathrm{B}_{7}$ | $\mathrm{~B}_{6}$ | $\mathrm{~B}_{5}$ | $\mathrm{~B}_{4}$ | $\mathrm{~B}_{3}$ | $\mathrm{~B}_{2}$ |
| :--- | :--- | :--- | :--- | :--- | :--- |

After SLA (shift left arithmetic)


Figure 1-5. The SLA (shift left arithmetic) instruction

Original contents of Carry flag and register or memory location

| C |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |$\quad$| $\mathrm{B}_{7}$ | $\mathrm{~B}_{6}$ | $\mathrm{~B}_{5}$ | $\mathrm{~B}_{4}$ | $\mathrm{~B}_{3}$ |
| :--- | :--- | :--- | :--- | :--- | $\mathrm{~B}_{2}$

After SRL (shift right logical)


| 0 | $\mathrm{~B}_{7}$ | $\mathrm{~B}_{6}$ | $\mathrm{~B}_{5}$ | $\mathrm{~B}_{4}$ | $\mathrm{~B}_{3}$ | $\mathrm{~B}_{2}$ | $\mathrm{~B}_{1}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Fgure 1-6. The SRL (shift right logical) instruction

Original contents of Carry flag and register or memory location


After SRA (shift right arithmetic)

| $\mathrm{B}_{0}$ |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{~B}_{7}$ | $\mathrm{~B}_{7}$ | $\mathrm{~B}_{6}$ | $\mathrm{~B}_{5}$ | $\mathrm{~B}_{4}$ | $\mathrm{~B}_{3}$ | $\mathrm{~B}_{2}$ | $\mathrm{~B}_{1}$ |

Figure 1-7. The SRA (shift right arithmetic) instruction

Note the special form for the accumulator.
2. Shift accumulator left logically two positions.

SLA A
SLA A
A shorter, faster alternative is
AIID $A, A$

The instruction ADD A, A is equivalent to a logical left shift of A. Note that ADD A,A is a one-byte instruction, whereas SLA is always at least a two-byte instruction since it is an addition to the 8080 instruction set.
3. Shift register C right logically one position.

SRL C
4. Shift register pair HL left logically two positions.

ADI HL,HL
ADID HL,HL
ADD HL, HL is a one-byte logical left shift of HL.
Shift instructions can also be applied to memory locations addressed either through register pair HL or through indexing from IX or IY.
5. Shift memory location ADDR right one position, preserving the sign bit (bit 7).

```
LD HL,ADDR
SRA (HL)
```

Shifting while preserving the sign bit is called sign extension. A shift that operates in
this manner is called an arithmetic shift, since it preserves the sign of a two's complement number. It can therefore be used to divide or normalize signed numbers.
6. Rotate right the memory location eight bytes beyond the address in INDIR and INDIR+1.

| LD $x y,($ INDIR) | :GET INDIRECT ADDRESS |
| :--- | :--- |
| $R R$ | $(x y+8)$ |

## MAKING DECISIONS

In this section procedures are presented for making the following three types of decisions:

- Branching if a bit is set or cleared
- Branching if two values are equal or not equal
- Branching if one value is greater or less than another.

The first type of decision allows the processor to sense the value of a flag, switch, status line, or other binary (ON/OFF) input. The second type of decision allows the processor to determine whether an input or a result has a specific value (an input is a specific command character or terminator, or a result is 0 ). The third type of decision allows the processor to determine whether a value is above or below a numerical threshold (a value is valid or invalid, or is above or below a warning level or setpoint). Assuming that the primary value is in the accumulator and the secondary value (if needed) is at address ADDR, the procedures are as follows.

## Branching Set or Cleared Bit

Determine if a bit is set or cleared with the BIT instruction. The operands are the bit position and the register or memory address (either the one in HL or one accessed via indexing). The Zero flag reflects the bit value and can be used for branching.

## Examples

1. Branch to DEST if bit 5 of the accumulator is 1 .
```
BIT 5,A
IR NZ,DEST
```

JP (absolute addressing) can be used instead of JR (relative addressing). The Zero flag is set to 1 if and only if bit 5 of $A$ is 0 .
2. Branch to DEST if bit 2 of register C is 0 .

```
BIT
2,c
JR Z,DEST
```

3. Branch to DEST if bit 6 of memory location ADDR is 1 .
```
LD HL, ADDR
BIT 6,(HL)
UR NZ,DEST
```

4. Branch to DEST if bit 3 of the memory location seven bytes beyond the address in INDIR and INDIR +1 is 0 .
```
LI xy,(INDIR)
BIT 3, (xy+7)
IR Z,DEST
```

There are shortcuts for bits 0,6 , and 7 of the accumulator.
5. Branch to DEST if bit 7 of the accumulator is 1 .
AND A
IP $M$, DEST ESTABLISH SIGN FLAG

There is no relative jump based on the Sign flag.
6. Branch to DEST if bit 6 of the accumulator is 0 .

| ADD | A,A |
| :--- | :--- | :--- |
| IP P, DEST |  |$\quad$ ESTABLISH SIGN FLAG FROM BIT 6

7. Branch to DEST if bit 0 of the accumulator is 1 .
```
RRA ;MOVE BIT O TO CARRY
JR C,DEST
```

Here we have the choice of either a relative or an absolute jump.

## Branching Based on Equality

Determine if the value in the accumulator is equal to another value by subtraction. The Zero flag is set to 1 if the values are equal. Compare instructions (CP) are more useful than subtract instructions (SBC or SUB) because compares preserve the value in the accumulator for later operations. Note, however, that the Z80 has a 16-bit subtract with borrow instruction (SBC HL), but no 16-bit compare or subtract instruction.

## Examples

1. Branch to DEST if the accumulator contains the number VALUE.
```
CP value ;DOES a contain value?
JR Z,DEST ; YES, BRANCH
```

2. Branch to DEST if the contents of the accumulator are not equal to the contents of memory location ADDR.

| LD | HL, ADDR |
| :--- | :--- |
| C.P | (HL) |
| IR | NZ, DEST |$\quad$;IS A THE SAME AS DATA IN MEMORY?

There are shortcuts if VALUE is 0,1 , or $\mathrm{FF}_{16}$.
3. Branch to DEST if the accumulator contains 0 .

```
AND A ;ESTABLISH ZERO FLAG
UR Z,DEST ;BRANCH IF A CONTAINS ZERO
```

4. Branch to DEST if the accumulator does not contain $\mathrm{FF}_{16}$.
```
INC A ;ESTABLISH ZERO FLAG
UR NZ,DEST ;BRANCH IF A WAS NOT FF
```

This procedure can be applied to any 8-bit register or to a memory location addressed through HL or via indexing.
5. Branch to DEST if the accumulator contains 1.

```
DEC A
IR Z,DEST ;BRANCH IF A WAS 1
```

6. Branch to DEST if memory location ADDR contains 0 .

| LII | HL,ADDR |
| :--- | :--- |
| INC: | $(H L)$ |
| DEC | $(H L)$ |
| IR | $Z, D E S T$ |

; ESTABLISH ZERO FLAG IN TWO STEFS
; BRANCH IF ADDR CONTAINS ZERO
This procedure will also work on data at an indexed address or in registers $\mathrm{B}, \mathrm{C}, \mathrm{D}, \mathrm{E}$, H , or L .
7. Branch to DEST if register pair HL contains VAL16.

| AND | A | ; CLEAR CARRY, DON.T CHANGE A |
| :---: | :---: | :---: |
| LII | re, VAL 16 |  |
| SBC | HL, rp | ; DOES HL CONTAIN VALIE? |
| UR | Z, DEST | ; YES, BRANCH |

The 16-bit subtraction instruction always includes the Carry and is available only for HL and another register pair (BC, DE, or SP).

## Branching Based on Magnitude Comparisons

Determine if the value in the accumulator is greater than or less than some other value by subtraction. If, as is typical, the values are unsigned, the Carry flag indicates which is larger. In general,

- Carry $=1$ if the value subtracted is larger than the value in the accumulator (that is, if a borrow is required).
- Carry $=0$ if the value in the accumulator is larger or if the two values are equal.

Since subtracting equal values makes the Carry 0 , the alternatives (considering the accumulator as the primary operand) are

- Primary operand less than secondary operand (Carry set)
- Primary operand greater than or equal to secondary operand (Carry cleared).

If the alternatives you need are "less than or equal to" and "greater than," you can simply exchange the primary and secondary operands (that is, from $Y-X$ instead of $\mathrm{X}-\mathrm{Y}$ ).

## Examples

1. Branch to DEST if the contents of the accumulator are greater than or equal to the number VALUE.
```
CP VALIUE
UR NC,DEST
```

```
; IS A ABOVE VALUE?
```

; IS A ABOVE VALUE?
; YES, BRANCH

```
; YES, BRANCH
```

2. Branch to DEST if the contents of memory address OPER1 are less than the contents of memory address OPER2.

| LD | A, (OPER1) | ;GET FIRST OPERAND |
| :--- | :--- | :--- |
| LD | HL, OPER2 |  |
| CP | (HL) | ;IS IT LESS THAN SECOND OFERAND? |
| IR | C, DEST | ;YES, BRANCH |

3. Branch to DEST if the contents of memory address OPER1 are less than or equal to the contents of memory address OPER2.

| LD | A, (OPER2) | ;GET SECOND OPERAND |
| :--- | :--- | :--- |
| LD | HL, OPER1 | ;IS IT GREATER THAN OR EQUAL TO FIRST? |
| CP | (HL) | ;YES, BRANCH |

If we loaded the accumulator with OPER1 and compared to OPER2, we could branch only on the conditions

- OPER1 greater than or equal to OPER2 (Carry cleared)
- OPER1 less than OPER2 (Carry set).

Since neither is what we want, we must reverse the order in which the operands are handled.
4. Branch to DEST if the contents of register pair HL are greater than or equal to VAL16.

| AND | A | ;CLEAR CARRY |
| :--- | :--- | :--- |
| LD | rP,VALI | ;IS HL ABOVE VAL16? |
| SBC | $H L$,rP | ; |
| IR | NC, DEST | ;YES, BRANCH |

If the values are signed, we must allow for the possible occurrence of two's complement overflow. ${ }^{7}$ This is the situation in which the difference between the numbers cannot be contained in seven bits and, therefore, the sign bit is changed. For example, if one number is +7 and the other is -125 , the difference is -132 , which is beyond the capacity of eight bits (it is less than -128 , the most negative number that eight bits can hold).

If overflow is a possibility, we can determine if it occurred by examining the Parity/Overflow flag after the addition or subtraction instruction. If that flag is 1 , overflow did occur. The mnemonics here are confusing, since the Parity/Overflow flag normally indicates whether the result has even parity; the branches are therefore PE (Parity Even or Overflow Set) and PO (Parity Odd or Overflow Clear). Weller clarifies the situation by defining additional mnemonics JV and JNV. ${ }^{8}$

Thus, in the case of signed numbers, we must allow for the following possibilities:

- The result has the sign (positive or negative, as shown by the Sign flag) that we want, and the Parity/Overflow flag indicates that the sign is valid.
- The result does not have the sign that we want, but the Parity/Overflow flag indicates that two's complement overflow has changed the real sign.

We have to look for both a true positive (the sign we want, unaffected by overflow) or a false negative (the opposite of the sign we want, but inverted by two's complement overflow).

## Examples

1. Branch to DEST if the accumulator contains a signed number greater than or equal to the number VALUE.

|  | CP | VALUE | ; PERFORM THE COMPARISON |
| :--- | :--- | :--- | :--- |
|  | IP | PE,FNEG | ; DID OVERFLOW OCCUR? |
|  | UP | P,DEST | ;NO, BRANCH IF RESULT POSITIVE |
|  | IR |  |  |
| FNEG: | IPNE |  |  |
| DONE: | NOP |  |  |

There are no relative jumps based on the Parity/Overflow flag.
2. Branch to DEST if the accumulator contains a signed number less than the contents of memory address ADDR.


Remember, JP PE means "jump on overflow," while JP PO means "jump on no overflow."

The programmer should also note that this is one of the few cases in which the Z 80 is not fully upward-compatible with the 8080 microprocessor. ${ }^{9}$ The 8080 has no overflow indicator and the $P$ flag always indicates even parity.

There are some cases in which overflow cannot occur and all we must do is use the Sign flag instead of the Carry flag for branching. These cases are the following:

- The two numbers have the same sign. When this occurs, the difference is smaller in magnitude than the larger of the two numbers and overflow cannot occur. You can easily determine if two numbers have the same sign by EXCLUSIVE ORing them together and checking the Sign flag. Remember, the EXCLUSIVE OR of two bits is 1 if and only if the two bits have different values.

| XOR VALLE | ;COLLL OVERFLOW GCCUR? |  |
| :--- | :--- | :--- |
| IP | P,NOUVF | ;NOT IF SIGNS ARE THE SAME |

- A value is being compared with zero. In this case, the Sign flag must be set and examined.


## Examples

1. Jump to DEST if the accumulator contains a signed positive number.

| AND |  |
| :--- | :--- |
| JP | P, DEST |
| ; SET FLAGS from value in a |  |

2. Jump to DEST if an 8-bit register contains a signed negative number.
```
INC reg ;SET FLAGS FROM VALUE IN REGISTER
DEC reg
IP M,DEST
```

This sequence does not affect the accumulator or the register.
3. Jump to DEST if memory location ADDR contains a signed positive number.

| LD | $H L, A D D R$ | ;POINT TO DATA IN MEMORY |
| :--- | :--- | :--- |
| INC | $(H L)$ |  |
| DEC | $(H L)$ |  |
| UP | P,DEST |  |

This sequence does not affect the accumulator or the memory location.
Tables 1-7 and 1-8 summarize the common instruction sequences for making decisions with the Z 80 microprocessor. Table 1-7 lists the sequences that depend only on the value in the accumulator; Table 1-8 lists the sequences that depend on numerical comparisons between the value in the accumulator and a specific number, the contents of a register, or the contents of a memory location (addressed through HL or an index register). Table 1-9 contains the sequences that depend only on the contents of a memory location.

## LOOPING

The simplest way to implement a loop (that is, to repeat a sequence of instructions) with the Z 80 microprocessor is to perform the following steps:

1. Load register $B$ with the number of times the sequence is to be repeated.
2. Execute the sequence.
3. Use the DJNZ instruction to decrement register B and return to Step 2 if the result is not 0 .

The DJNZ instruction is useful for loop control since it combines a decrement and a conditional relative branch. Note that DJNZ always operates on register B and

Table 1-7. Decision Sequences Depending on the Accumulator Alone

| Condition | Flag Setting Instruction | Conditional Jump |
| :--- | :--- | :--- |
| Any bit $=0$ | BIT n,A | JR Z or JP Z |
| Any bit $=1$ | BIT n,A | JR NZ or JP NZ |
| Bit $7=0$ | RLA, RLCA, or ADD A,A | JR NC or JP NC |
| Bit $7=1$ | RLA, RLCA, or ADD A,A | JR C or JP C |
| Bit $6=0$ | ADD A,A | JP P |
| Bit $6=1$ | ADD A,A | JP M |
| Bit $0=0$ | RRA or RRCA | JR NC or JP NC |
| Bit $0=1$ | RRA or RRCA | JR C or JP C |
| Equals zero | AND A or OR A | JR Z or JP Z |
| Not equal to zero | AND A or OR A | JR NZ or JP NZ |
| Positive $(M S B=0)$ | AND A or OR A | JP P |
| Negative $(M S B=1)$ | AND A or OR A | JP M |

Table 1-8. Decision Sequences Depending on Numerical Comparisons with the Accumulator (Using CP)

| Condition | Conditional Jump |
| :--- | :--- |
| Equal | JR Z or JP Z |
| Not equal | JR NZ or JP NZ |
| Greater than or equal (unsigned) | JR NC or JP NC |
| Less than (unsigned) | JR C or JP C |
| Greater than or equal (signed) | JP P (assuming no overflow) |
| Less than (signed) | JP M (assuming no overflow) |
| Note: All conditions assume that the accumulator contains the primary operand; for example, |  |
| less than means "accumulator less than other operand." |  |

Table 1-9. Decision Sequences Depending on a Memory Location Alone

| Condition | Flag Setting Instruction(s) | Conditional Jump |
| :--- | :--- | :--- |
| Any bit $=0$ | BIT n, (HL) or (xy+OFFSET) | JR Z or JP Z |
| Any bit $=1$ | BIT n,(HL) or (xy+OFFSET) | JR NZ or JP NZ |
| $=0$ | INC,DEC | JR Z or JP Z |
| $\neq 0$ | INC,DEC | JR NZ or JP NZ |

branches if B is not decremented to 0 - the instruction set does not provide any other combinations. However, DJNZ has limitations: It allows only an 8-bit counter and an 8 -bit offset for the relative branch (the branch is thus limited to 129 bytes forward or 126 backward from the first byte of the instruction).

Typical programs look like the following:

LOQP:
LD B,NTIMES
; NTIMES = NUMBER OF REPETITIONS
$\cdot$
. Instructions to be repeated
$\cdot$
D.INZ LOOP

We could, of course, use other 8-bit registers or count up rather than counting down. These alternative approaches would require a slightly different initialization, an explicit DEC or INC instruction, and a conditional JR or JP instruction. In any case, the instructions to be repeated must not interfere with the counting of the repetitions. Note that register B is special, and most programmers reserve it as a loop counter.

The 8-bit length of register B limits this simple loop to 256 repetitions. The programmer can provide larger numbers of repetitions by nesting single-register loops or by using a register pair as illustrated in the following examples:

- Nested loops


The outer loop restores the inner counter (register B) to its starting value (NTIML) after each decrement of the outer counter (register C ). The nesting produces a multiplicative factor - the instructions starting at LOOPI are repeated NTIMM $\times$ NTIML times. We use register B as the inner counter to take maximum advantage of DJNZ. (Clearly, the inner loop is executed many more times than the outer loop.)

- A register pair as 16-bit counter

```
LD BC,NTIMES
    *
    -
    - Instructions to be repeated
    DEC BC
    LD A,B ;TEST 1G-BIT COUNTER FOR ZERO
    OR C
    UR NZ,LOOP
```

The extra steps are necessary because DEC rp (or DEC xy) does not affect the Zero flag (so there is no way of telling if the count has reached 0 ). The simplest way to determine if a 16 -bit register pair contains 0 is to logically OR the two registers. The result of the logical OR is 0 if and only if all bits in both registers are 0's. Check this procedure by hand if you are not sure why it works. A major drawback to this approach is its use of the accumulator, which requires saving the previous contents if they are needed in the next iteration.

## ARRAY MANIPULATION

The simplest way to access a particular element of an array is to place the element's address in register pair HL. In this way, it is possible to

- Manipulate the element by referring to it indirectly, that is, as (HL).
- Access the succeeding element (at the next higher address) by using INC to increment register pair HL or access the preceding element (at the next lower address) by using DEC to decrement HL.
- Access an arbitrary element by loading another register pair with the element's offset from the address in HL and using the ADD HL instruction. If the offset is fixed, we can also use indexing from a base address in either index register.

Typical array manipulation procedures are easy to program if the array is onedimensional and the elements each occupy one byte. Some examples are

- Add an element of an array to the accumulator. Assume that the address of the element is in register pair HL. Update HL so that it contains the address of the succeeding 8-bit element.

| ADD | $(H L)$ |
| :--- | :--- |
| INC: | $H L$ |

- Check to see if an element of an array is 0 and add 1 to register $C$ if it is. Assume that the element's address is in register pair HL. Update HL so that it contains the address of the preceding 8 -bit element.

- Load the accumulator with the 35th element of an array. Assume that the base address of the array is in register pair HL.

| LD | $\mathrm{DE}, 35$ | ; GET OFFSET FOR REQUIRED ELEMENT |
| :--- | :--- | :--- |
| $A D D$ | $H L, D E$ | ;CALCULATE ADDRESS OF ELEMENT |
| $L D$ | $A,(H L)$ | ; OBTAIN THE ELEMENT |

ADD HL,DE performs a 16-bit addition, using register pair HL as a 16-bit accumulator. Note that the 16-bit offset in register pair DE can be either positive or negative.

The following single instruction performs the same task if the offset is an 8-bit unsigned number and the base address is in an index register:

## LD A, $(x y+35)$; OBTAIN THE ELEMENT IN ONE STEP

Manipulating array elements becomes more difficult if more than one element is needed during each iteration (as in a sort that requires interchanging of elements), if the elements are more than one byte long, or if the elements are themselves addresses (as in a table of starting addresses). The basic problems are the lack of indexing with a variable offset and the lack of instructions that access 16 -bit items indirectly. Some examples of more general array manipulation are

- Load register pair DE with a 16-bit element of an array (stored LSB first). The starting address of the element is in register pair HL. Update HL so that it points to the next 16-bit element.

| LD | $E,(H L)$ | ;GET LSE OF ELEMENT |
| :--- | :--- | :--- |
| INC: | $H L$ |  |
| LD | $D,(H L)$ | ;GET MSB OF ELEMENT |
| INC: | $H L$ | ;ADDRESS NEXT ELEMENT |

- Exchange an element of an array with its successor if the two are not already in descending order. Assume that the elements are 8-bit unsigned numbers and that the address of the current element is in register pair HL. Update HL so that it contains the address of the successor element.

|  | LD | A, (HL) | ; GET CURRENT ELEMENT |
| :---: | :---: | :---: | :---: |
|  | INC | (HL) |  |
|  | CP | (HL) | ; IS IT LESS THAN SUCCESSOR? |
|  | JR | NC. , DONE | ; NO, NO INTERCHANGE NECESSAFY |
|  | LD | B, (HL) | ; YES, START THE INTERCHANGE |
|  | LD | (HL), A | ; CURRENT ELEMENT TO NEW PGSITION |
|  | DEC: | HL |  |
|  | LD | (HL), B | ; SUICCESSOR ELEMENT TO NEW POSITION |
|  | INC | HL |  |
| DONE: | NOP |  |  |

This procedure is awkward because the processor can address only one element at a time using HL. Clearly, the problem would be even more serious if the two elements were more than one position apart.

An alternative approach is to use an index register; that is,

|  | LD | A, $(x y+0)$ | ; GET CURRENT ELEMENT |
| :---: | :---: | :---: | :---: |
|  | CP | ( $x y+1$ ) | ; IS IT LESS THAN SUCCESSOR? |
|  | JR | NC, DONE | ; NO, NO INTERCHANGE NECESSAFiY |
|  | LD | B, ( $x y+0$ ) | ; YES, START THE INTERCHANGE |
|  | LD | $(x y+1), A$ | ; CURRENT ELEMENT TO NEW POSITION |
|  | LD | $(x y+0), \mathrm{B}$ | ; SUCCESSOR ELEMENT TO NEW PGSITION |
| DONE: | INC. | $x y$ | ; MOVE ON TO NEXT PAIR |

- Load the accumulator from the 12 th indirect address in a table. Assume that the base address of the table is in register pair HL.

| LD | $\mathrm{DE}, 24$ | ;GET DOLIBLED OFFSET FQR ELEMENT |
| :--- | :--- | :--- |
| ADD | $H L, \mathrm{DE}$ | ;CALCULATE STARTING ADDRESS OF ELEMENT |
| LD | $E,(H L)$ | ;GET LSB OF INDIRECT ADDRESS |
| INC | $H L$ |  |
| LD | $\mathrm{D},(H L)$ | ;GET MSB OF INDIRECT ALIDRESS |
| LD | $A,(D E)$ | ;OBTAIN DATA FROM INDIRECT ADDRESS |

An alternative approach using an index register is

| LD | A, $(x y+24)$ | ; GET LSB OF INDIRECT ADDRESS |
| :--- | :--- | :--- | :--- |
| LD | E, A |  |
| LD | A, $(x y+25)$ | ;GET MSB OF INDIRECT ADDRESS |
| LD | D, |  |
| LD | $A,(D E)$ | ;OBTAIN DATA FROM INDIRECT ADDRESS |

Note that in either approach you must double the index to handle tables containing addresses, since each 16-bit address occupies two bytes of memory.

Some ways to simplify array processing are

- Keep the base address of the table or array in register pair DE (or BC), so ADD HL or ADD xy does not destroy it.
- Use ADD A,A to double an index in the accumulator. The doubled index can then be used to handle arrays or tables consisting of 16-bit elements. ADD HL,HL or ADD xy ,xy may be used to double 16-bit indexes.
- Use EX DE,HL to move addresses to and from register pair HL.

Chapters 5 and 9 contain further examples of array manipulation.

## Block Move and Block Compare Instructions

Another way to simplify array processing is to use the Z80's block move and block compare instructions. The block move instructions not only transfer data from one memory location to another without using the accumulator, but they also update the array pointers and decrement a 16-bit loop counter. Thus, a block move instruction can replace a sequence of load, increment, and decrement instructions. Repeated block move instructions continue transferring data, updating the pointers, and decrementing the counter until the counter is decremented to zero. Block compare instructions are similar to block moves, except that only a single pointer is involved (the other operand is in the accumulator), and the repeated versions also terminate if the operands being compared are equal (this is referred to as a true comparison).

A further convenience of block moves and block compares is that they solve the problem of testing a 16-bit counter for 0 . Both block moves and block compares clear
the Parity/Overflow flag if the 16-bit counter (always in register pair BC) is decremented to zero, and set the Parity/Overflow flag otherwise. Note that the indicator is the Parity/Overflow flag, not the Zero flag.

The block move and compare instructions are the following:

- LDI (LDD) moves a byte of data from the address in HL to the address in DE, decrements BC, and increments (decrements) DE and HL.
- LDIR (LDDR) repeats LDI (LDD) until BC is decremented to 0 .
- CPI (CPD) compares the accumulator to the data at the address in HL, decrements BC, and increments (decrements) HL. Both CPI and CPD set the Zero flag if the operands being compared are equal, and clear the Zero flag otherwise.
- CPIR (CPDR) repeats CPI (CPD) until BC is decremented to 0 .

Note that block moves reserve BC, DE, and HL for special purposes, while block compares reserve only BC and HL.

## Examples

1. Move a byte of data from memory location ADDR1 to memory location ADDR2.

| LD | $\mathrm{BC}, 1$ | ; NUMBER OF BYTES TO MOVE $=1$ |
| :--- | :--- | :--- |
| LD | DE, ADDR1 | ; INITIALIZE SOURCE POINTER |
| LD | HL,ADDR2 | ;INITIALIZE DESTINATION POINTER |
| LDIor <br> LDD | ; MOVE A BYTE OF DATA |  |

Obviously, the overhead of loading all the register pairs makes it uneconomical to use LDI or LDD to move a single byte of data.
2. Move two bytes of data from memory locations ADDR1 and ADDR1+1 to memory locations ADDR2 and ADDR2+1.

| LD | BC, 2 | ; NUMBER OF BYTES TO MOVE $=2$ |
| :--- | :--- | :--- |
| LD | DE, ADDR1 | ; INITIALIZE SOURCE PGINTER |
| LD | HL,ADDR2 | ;INITIALIZE DESTINATION POINTER |
| LDIR |  | ;MOVE TWO BYTES OF DATA |

or

| LD | $\mathrm{BC}, 2$ | ; NLMBER OF BYTES TO MOVE $=2$ |
| :--- | :--- | :--- |
| LD | DE,ADDR1+1 | ; INITIALIZE SOURCE POINTER |
| LD | HL,ADDR2+1 | ;INITIALIZE DESTINATION POINTER |
| LDDR |  | ;MOVE TWO BYTES OF DATA |

The block move instructions become more useful as the number of bytes to be moved increases.
3. Move ten bytes of data from memory locations starting at ADDR1 to memory locations starting at ADDR2.

```
LD BC:10 ; NUMBER OF EYTES TO MOVE = 10
LD DE,ADDR1 ; INITIALIZE SOURCE PGINTER
LD HL,ADDR2 ; INITIALIZE DESTINATION POINTER
LDIR
```

or

| LD | BC, 10 | ; Number of bytes to move $=10$ |
| :---: | :---: | :---: |
| LD | DE, ADDR $1+9$ | ; INITIALIZE SOURCE POINTER |
| LD | HL, ADDR2+9 | ; INITIALIZE DESTINATION POINTER |
| LDDR |  | ; move ten bytes of data |

4. Examine memory locations starting at ADDR until one is encountered that contains 0 or until 256 bytes have been examined.

| LD | $\mathrm{BC}, 100 \mathrm{H}$ |
| :--- | :--- |
| LD | ;MAXIMUM LENGTH $=100 \mathrm{HEX}=256$ |
| SUB $\mathrm{HL}, \mathrm{ADDR}$ | ;POINT TO START OF SEARCH AREA |
| CPIR | ;GET ZERO FOR COMPARISON |

The final value of the Zero flag indicates why the program exited.
Zero flag $=1$ if the program found a 0 in memory.
Zero flag $=0$ if the program decremented BC to 0 .
The block move and block compare instructions are convenient, but their forms are restricted and their applications are limited. The programmer must remember the following:

- BC always serves as the counter; it is decremented after each iteration. The Parity/Overflow flag (not the Zero flag) indicates whether BC has been decremented to 0 . Be careful - the $\mathrm{P} / \mathrm{V}$ flag is set to 0 if BC has been decremented to 0 ; the polarity is opposite of that used with the Zero flag. Thus, after a block move or block compare, the relevant conditional branches have the following meanings:

JP PE means "branch if BC has not been decremented to 0 ."
JP PO means "branch if BC has been decremented to 0 ."

- HL always serves as the source pointer in block moves and as the memory pointer in block compares. HL is incremented or decremented after the data is transferred or a comparison is performed.
- DE always serves as the destination pointer in block moves; it is not used in block compares. Like HL, DE is incremented or decremented after the data is transferred. Note also that LDI and LDIR increment both HL and DE, while LDD and LDDR decrement both pairs.


## 38 Z80 ASSEMBLY LANGUAGE SUBROUTINES

- Repeated block comparisons exit if either a true comparison occurs or BC is decremented to 0 . Testing the Zero flag will determine which condition caused the exit.


## TABLE LOOKUP

Although the Z80 processor has indexing, the calculations required for table lookup must be performed explicitly using the ADD HL or ADD xy instruction. This is because the Z80's indexing assumes a variable 16-bit address in an index register and a fixed 8-bit offset. As with array manipulation, table lookup is simple if the table consists of 8-bit data items; it is more complicated if the table contains longer items or addresses. The instructions EX DE,HL and JP (HL) or JP (xy) can be useful, but require the programmer to place the results in specific 16-bit registers.

## Examples

1. Load the accumulator with an element from a table. Assume that the base address of the table is BASE (a constant) and the 16-bit index is in memory locations INDEX and INDEX +1 (MSB in INDEX +1 ).

| LD | DE, BASE | ;GET BASE ADDRESS |
| :--- | :--- | :--- |
| LD | $H L,(I N D E X)$ | ;GET INDEX |
| ADD | $H L, D E$ | ;CALCULATE ADDRESS OF ELEMENT |
| LD | $A,(H L)$ | ;OBTAIN THE ELEMENT |

Reversing the roles of DE and HL would slow down the program since LD DE,(ADDR) executes more slowly and occupies more memory than does LD HL,(ADDR). This asymmetry is caused by the fact that only LD HL,(ADDR) is an original 8080 instruction; the direct loads of other register pairs (including the stack pointer) are additions to the underlying 8080 instruction set.
2. Load the accumulator with an element from a table. Assume that the base address of the table is BASE (a constant) and the index is in the accumulator.

| LD | $L, A$ | ;EXTEND INDEX TO 16 BITS IN HL |
| :--- | :--- | :--- |
| LD | $H, O$ |  |
| LD | DE, BASE | ;GET BASE ADDRESS |
| ADD | $H L, D E$ | ;CALCULATE ADDRESS OF ELEMENT |
| LD | $A,(H L)$ | ;OBTAIN THE ELEMENT |

3. Load register pair DE with a 16-bit element from a table. Assume that the base address of the table is BASE (a constant) and the index is in the accumulator.

| ADD | $A, A$ | ;DQUELE INDEX FOR 16 -BIT ELEMENTS |
| :--- | :--- | :--- |
| LD | L,A | EEXTEND INDEX TO 16 BITS |
| LD | $H, O$ |  |


| LD | BC, BASE | ;GET EASE ADDRESS |
| :--- | :--- | :--- |
| ADI | $H L, B C$ | ;GALCIILATE STARTING ADDRESS |
| LD | $E,(H L)$ | ;GET LSE OF ELEMENT |
| INC: | $H L$ |  |
| LD | $\mathrm{D},(H L)$ | ;GET MSB OF ELEMENT |

You can also use the instruction ADD HL, HL to double the index; it is slower than ADD A,A but it automatically handles cases in which the doubled index is too large for 8 bits.
4. Transfer control (jump) to a 16-bit address obtained from a table. Assume that the base address of the table is BASE (a constant) and the index is in the accumulator.


The common uses of jump tables are to implement CASE statements (multi-way branches used in languages such as FORTRAN, Pascal, and PL/I), to decode commands from a keyboard, and to respond to function keys on a terminal.

## CHARACTER MANIPULATION

The easiest way to manipulate characters on the Z 80 processor is to treat them as unsigned 8 -bit numbers. The letters and digits form ordered subsequences of the ASCII character set (for example, the ASCII version of the letter A is one less than the ASCII version of B). Appendix C contains a complete ASCII character set.

## Examples

1. Branch to address DEST if the accumulator contains ASCII E.
```
CP 'E* ;IS DATA ASCII E?
IR Z,DEST ;YES, BRANCH
```

2. Search a string starting at address STRNG until a non-blank character is found.

EXAMC:

| LD | HL, STRNG | ;POINT TO START OF STRING |
| :--- | :--- | :--- |
| LD | A, (HL) | ;GET NEXT CHARACTER |
| CP | ;IS IT A BLANK? |  |
| IR | NZ, DONE | ;NO, DONE |

```
                        INC HL ; YES, PROCEED TO NEXT CHARACTER
                IF EXAMC
    DONE: NOP
Or
    EXAMC:
                LD HL,STRNG-1 ;POINT TO BYTE BEFORE STRING
                INC HL
                LD A,(HL) ;GET NEXT CHARACTER
                CP ; ; IS IT A BLANK?
                IR Z,EXAMC ;YES, KEEP LOOKING
```

We could make either version execute faster by placing the blank character in a general-purpose register (for example, register C ) and comparing each character with that register (using CP C) rather than with an immediate data value.

We could also use the block compare instructions which combine the comparison and the incrementing of the pointer in HL. The CPI instruction, for example, not only compares the accumulator with the data at the address in HL, but also increments HL and decrements BC. Thus, the program using CPI is

EXAMC:

| LD | $H L, S T R N G$ | ;POINT TQ START OF STRING |
| :--- | :--- | :--- |
| LD | A,: | ;GET A BLANK FOR COMPARISON |
| CPI |  | ;IS NEXT CHARACTER A BLANK? |
| IR | Z, EXAMC | ;YES, KEEF LOOKING |

The CPI instruction sets the Zero flag to 1 if the operands being compared are equal and to 0 if they are not equal. It also sets the Parity/Overflow flag to 0 if it decrements BC to 0 and to 1 if it does not, thus allowing the programmer to check easily for the termination of the string as well as for a true comparison. We cannot use CPIR here, since it would terminate as soon as a blank character (rather than a non-blank character) was found.
3. Branch to address DEST if the accumulator contains a letter between C and F , inclusive.

```
\begin{tabular}{|c|c|c|}
\hline CP & C' & ; IS DATA BELOW C? \\
\hline JR & C, DONE & ; YES, DONE \\
\hline CP & 'G' & ; IS DATA BELOW G? \\
\hline JR & C, DEST & ; YES, MUST BE BETWEEN C. AND \\
\hline NOP & & \\
\hline
\end{tabular}
```

We have taken advantage of the fact that G follows F numerically in ASCII, just as it does in the alphabet. Chapter 8 contains further examples of string manipulation.

## CODE CONVERSION

You can convert data from one code to another using arithmetic or logical operations (if the relationship is simple) or lookup tables (if the relationship is complex).

## Examples

1. Convert an ASCII digit to its binary-coded decimal (BCD) equivalent.
```
SUB *** CONVERT ASCII TO BCD
```

Since the ASCII digits form an ordered subsequence of the code, all that must be done is subtract the offset (ASCII 0).

You can also clear bits 4 and 5 with the instruction

```
AND 11001111B ;CONVERT ASCII TO BCD
```

Either the arithmetic instruction or the logical instruction will convert ASCII $0\left(30_{16}\right)$ to decimal $0\left(00_{16}\right)$.
2. Convert a binary-coded-decimal (BCD) digit to its ASCII equivalent.

ADD $A,{ }^{\circ} O^{\circ} \quad ;$ CONVERT BCD TO ASC:II
The inverse conversion is equally simple. Bits 4 and 5 can be set with the instruction
OR OO11000OB;CONVERT BCD TO ASC:II
Either the arithmetic instruction or the logical instruction will convert decimal $6\left(06_{16}\right)$ to ASCII 6 ( $3_{16}$ ).
3. Convert one 8-bit code to another using a lookup table. Assume that the lookup table starts at address NEWCD and is indexed by the value in the original code (for example, the 27 th entry is the value in the new code corresponding to 27 in the original code). Assume that the data is in memory location CODE.

| LD | A, (CODE) | ;GET THE OLD CODE |
| :--- | :--- | :--- |
| LD | L, A | ;EXTEND INDEX TO 16 BITS |
| LD | $H, O$ |  |
| LD | DE, NEWCD | ;GET BASE ADDRESS |
| ADD | $H L, D E$ | ;CALCULATE ADDRESS OF ELEMENT |
| LD | $A,(H L)$ | ;GET THE ELEMENT |

Indexed addressing cannot be used here, since memory location CODE contains a variable value.

Chapter 4 contains further examples of code conversion.

## MULTIPLE-PRECISION ARITHMETIC

Multiple-precision arithmetic requires a series of 8 -bit operations. They are

- Clear the Carry flag initially, since there is never a carry into or borrow from the least significant byte.
- Use the Add with Carry (ADC) or Subtract with Carry (SBC) instruction to perform an 8 -bit operation and include the carry or borrow from the previous operation.

A typical 64-bit addition program is

|  | LD | B, 8 | ; NUMRER OF BYTES $=8$ |
| :---: | :---: | :---: | :---: |
|  | SUB | A | ; CLEAR CARRY INITIALLY |
|  | LD | HL, NUM1 | ; POINT TO START OF NUMBERS |
|  | LD | DE, NuM2 |  |
| ADIS: | LD | A, (DE) | ; GET A BYTE OF ONE OPERAND |
|  | ADC | A, (HL) | ; ADD A BYTE OF THE OTHER OPERAND |
|  | LD | (HL), A | ; Store the s-bit sum |
|  | INC. | DE | ; UPDATE POINTERS |
|  | INC: | HL |  |
|  | D.JNZ | ADDS | ;COUNT BYTE OPERATIONS |

Chapter 6 contains further examples.

## MULTIPLICATION AND DIVISION

There are many ways to implement multiplication. One approach is to convert multiplication by a small integer into a specific short sequence of additions and left shifts.

## Examples

1. Multiply the contents of the accumulator by 2 .

ADD A,A ; DOUBLE A
2. Multiply the contents of the accumulator by 5 .

| LD | B, A |  |
| :---: | :---: | :---: |
| ADD | A, A | ; A TIMES 2 |
| ADD | A, A | ; A TIMES 4 |
| ADD | A, B | ; A TIMES 5 |

Both examples assume that no carries ever occur. ADD HL could be similarly used to produce a 16 -bit result.

This approach is often handy in accessing elements of two-dimensional arrays. For example, assume a set of temperature readings taken at four different positions in each of three different storage tanks. Organize the readings as a two-dimensional array $T(I, J)$, where $I$ is the tank number ( 1,2 , or 3 ) and $J$ identifies the position in the tank ( 1 , 2,3 , or 4 ). Store the reading in the computer's memory one after another as follows, starting with the reading at position 1 of tank 1 :

| BASE | $\mathrm{T}(1,1)$ | Reading at tank 1, position 1 |
| :--- | :--- | :--- |
| BASE +1 | $\mathrm{~T}(1,2)$ | Reading at tank 1, position 2 |
| BASE +2 | $\mathrm{~T}(1,3)$ | Reading at tank 1, position 3 |


| BASE +3 | $\mathrm{T}(1,4)$ | Reading at | tank 1, | Position 4 |
| :---: | :---: | :---: | :---: | :---: |
| BASE+4 | T(2,1) | Reading at | tank 2, | position 1 |
| BASE+5 | $T(2,2)$ | Reading at | tank 2, | Position 2 |
| BASE+6 | $T(2,3)$ | Reading at | tank 2, | position 3 |
| BASE +7 | $T(2,4)$ | Reading at | tank 2, | position 4 |
| BASE+8 | T (3,1) | Reading at | tank 3, | position 1 |
| BASE +9 | $T(3,2)$ | Reading at | tank 3, | position 2 |
| BASE +10 | $T(3,3)$ | Reading at | tank 3, | position 3 |
| BASE+11 | T(3,4) | Reading at | tank 3, | position 4 |

Generally, the reading $T(I, J)$ is located at address BASE $+4 *(I-1)+(J-1)$. If I is in the accumulator and $J$ is in register $B$, the accumulator can be loaded with $T(I, J)$ as follows:

| DEC | A | ; OFFSET FOR TANK I |
| :---: | :---: | :---: |
| ADD | $A, A$ | ;2* (I-1) |
| ADD | A, A | ; $4 \times(\mathrm{I}-1$ ) |
| ADD | A, B | ; ADD OFFSET FOR POSITION J |
| DEC. | A | ; $4 \times(\mathrm{I}-1)+(\mathrm{l}-1)$ |
| LD | L, A | ; EXTEND INDEX TO 16 BITS |
| LD | H, O |  |
| LD | DE, BASE | ;GET BASE ADDRESS OF REALIINGS |
| AnD | HL, DE | ; ACCESS DESIRED READING |
| LD | A, (HL) | ;FETCH T(I, ${ }^{\text {( }}$ ) |

Extending this approach to handle arrays with more dimensions is shown in Chapter 5.

Division by a power of 2 can be implemented as a series of right logical shifts.

## Example

Divide the contents of the accumulator by 4.
SRL A ;DIVIDE A BY 2
SRL A ; AND THEN BY 2 AGAIN

01
RRA ;DIVIDE A BY 4 BY ROTATING IT TWICE
RRA
AND OO111111B ; MAKE SHIFTS LOGICAL BY CLEARING MSE'S
The second alternative uses the one-byte instruction RRA, rather than the two-byte instruction SRL A. When multiplying or dividing signed numbers, be careful to separate the signs from the magnitudes. Replace logical shifts with arithmetic shifts that preserve the value of the sign bit.

Other approaches to multiplication and division include algorithms involving shifts and additions (multiplication) or shifts and subtractions (division) as described in Chapter 6, and lookup tables as discussed previously in this chapter.

## LIST PROCESSING

Additional information on the following material can be found in an article by K.S. Shankar published in IEEE Computer. ${ }^{10}$

Lists can be processed like arrays if the elements are stored in consecutive addresses. If the elements are queued or chained, however, the limitations of the instruction set are evident because

- Indexed addressing allows only an 8-bit fixed offset.
- No indirect addressing is available, except through register pairs or index registers.
- Addresses in register pairs or index registers can be used only to retrieve or store 8-bit data.


## Examples

1. Retrieve an address stored starting at the address in register pair HL. Place the retrieved address in HL.

| LD | $E,(H L)$ | ;GET LSE OF LINK |
| :--- | :--- | :--- |
| INC | $H L$ |  |
| LD | $D,(H L)$ | ;GET MSE OF LINK |
| EX | $D E, H L$ | ;REPLACE CURRENT POINTER WITH LINK |

This procedure allows you to move from one element to another in a linked list.
2. Retrieve data from the address currently in memory locations INDIR and INDIR +1 and increase that address by 1 .

| LD | $H L,(I N D I R) ;$ GET POINTER FROM MEMORY |
| :--- | :--- |
| LD | A, (HL) $\quad$;GET DATA USING POINTER |
| INC: | $H L$ |
| LD | (INDIR), HL |

This procedure allows the use of the address in memory as a pointer to the next available location in a buffer.
3. Store an address from DE starting at the address currently in register pair HL. Increment HL by 2.

| LD | (HL), E | ; STORE LSB OF POINTER |
| :--- | :--- | :--- |
| INC | $H L$ |  |
| LD | (HL), D | ; STORE MSB OF POINTER |
| INC | $H L$ | ; COMPLETE UPDATING OF HL |

This procedure allows building a list of addresses. Such a list could be used, for example, to write threaded code in which each routine concludes by transferring control to its successor. The list could also contain the starting addresses of a series of test procedures or tasks or the addresses of memory locations or I/O devices assigned by the operator to particular functions.

## GENERAL DATA STRUCTURES

Additional information on the following material can be found in the book Data Structures Using Pascal by A. Tenenbaum and M. Augenstein. ${ }^{11}$ There are several versions of this book by the same authors for different languages and computers.
More general data structures can be handled using the procedures for array manipulation, table lookup, and list processing that have been described earlier. The key limitations in the instruction set are the same ones mentioned in the discussion of list processing.

## Examples

1. Queues or linked lists. Assume there is a queue header consisting of the base address of the first element in memory locations HEAD and HEAD +1 . If there are no elements in the queue, HEAD and HEAD+ 1 both contain 0 . The first two locations in each element contain the base address of the next element or 0 if there is no next element.

- Add an element to the head of the queue. Assume that the element's base address is in DE.

| LD | HL, HEAD | ; REplace head, saving old vallie |
| :---: | :---: | :---: |
| LD | A, (HL) | ; MQVE LESS SIGNIFICANT BYTES |
| LD | (HL), E |  |
| INC: | HL |  |
| LD | B, (HL) | ; MOVE MORE SIGNIFICANT BYTES |
| LD | (HL), D |  |
| LD | (DE), A | ; NEW HEAD POINTS TO OLD HEAD |
| LD | A, B | ; INCLUDING MORE SIGNIFICANT BYTES |
| INC: | DE |  |
| LD | (DE), A |  |

- Remove an element from the head of the queue and set the Zero flag if no element is available. Place the base address of the element (or 0 if there is no element) in DE.

```
    LD HL,HEAL ;OBTAIN HEAD OF QUEIE
    LD E,(HL) ;LESS SIGNIFICANT BYTE
    INC: HL
    LD D,(HL) ;MORE SIGNIFICANT BYTE
    LD A,D
    OR E ;ANY ELEMENTS IN QUEUE?
    IR Z,DONE ;NO, DONE
    INC DE ; YES, MAKE NEXT ELEMENT NEW HEAD
    LD A, (DE)
    LD (HL),A ;MORE SIGNIFICANT BYTE
    DEC DE
    DEC: HL
    LD (DE),A :LEGS SIGNIFICANT BYTE
DONE: NOP
```

Since no instruction after OR E affects any flags, the final value of the Zero flag indicates whether the queue was empty.
2. Stacks. Assume there is a stack structure consisting of 8-bit elements. The address of the next empty location is in addresses SPTR and SPTR+1. The lowest address that the stack can occupy is LOW and the highest address is HIGH. Note that this software stack grows up in memory (toward higher addresses), whereas the Z80's hardware stack grows down (toward lower addresses).

- If the stack overflows, set the Carry flag and exit. Otherwise, store the accumulator in the stack and increase the stack pointer by 1 . Overflow means that the stack has expanded beyond its assigned area.

|  | LD | HL, (SPTR) | ; GET THE STACK POINTER |
| :---: | :---: | :---: | :---: |
|  | EX | DE, HL |  |
|  | LD | HL, $-(\mathrm{HIGH}+1$ ) | ; CHECK FOR STACK OVERFLOW |
|  | ADD | HL, DE | ; SET CARRY IF STACK OVERFLOWS |
|  | UR | C., DONE | ; AND EXIT ON OVERFLOW |
|  | EX | DE, HL | ; GET STACK POINTER BACK |
|  | LII | (HL), A | ; STORE ACCUMULLATOR IN STACK |
|  | INC | HL | ; UPDATE STACK POINTER |
|  | LD | (SPTR), HL |  |
| DIONE: | NOP |  |  |

- If the stack underflows, set the Carry flag and exit. Otherwise, decrease the stack pointer by 1 and load the accumulator from the stack. Underflow means that an attempt has been made to remove data from an empty stack.

|  | LD | HL, (SPTR) | ; GET THE STACK POINTER |
| :---: | :---: | :---: | :---: |
|  | EX | DE,HL |  |
|  | LD | HL, - (LOW+1) | ; CHECK FOR STACK UNDERFLOW |
|  | ADD | HL, DE | ; CLEAR CARRY IF STACK UNDERFLOWS |
|  | JR | NC, , DONE | ; AND EXIT ON UNDERFLOW |
|  | EX | DE, HL | ; GET STACK POINTER BACK |
|  | DEC: | HL | ; UPDATE STACK POINTER |
|  | LD | A, (HL) | - LOAD ACCCLMMLLATOR FROM STACK |
|  | LD | (SPTR), HL | ; RESTORE STACK POINTER |
| DONE: | C.CF |  | ; SET CARRY ON UNDERFLOW |

Both example programs utilize the fact that ADD HL affects only the Carry flag. Remember, ADD HL does not affect the Zero flag. Note also that DEC rp and INC rp do not affect any flags.

## PARAMETER PASSING TECHNIQUES

The most common ways to pass parameters on the Z80 microprocessor are

1. In registers. Seven 8 -bit primary user registers (A, B, C, D, E, H, and L) are available, and the three register pairs ( $\mathrm{BC}, \mathrm{DE}$, and HL ) and two index registers (IX
and IY) may be used readily to pass addresses. This approach is adequate in simple cases, but it lacks generality and can handle only a limited number of parameters. The programmer must remember the normal uses of the registers in assigning parameters. In other words,

- The accumulator is the obvious place to put a single 8-bit parameter.
- Register pair HL is the obvious place to put a single address-length (16-bit) parameter.
- Register pair DE is a better place to put a second address-length parameter than register pair BC , because of the EX DE, HL instruction.
- An index register (IX or IY) is the obvious place to put the base address of a data structure when elements are available at fixed offsets.

This approach is reentrant as long as the interrupt service routines save and restore all the registers.
2. In an assigned area of memory. There are two ways to implement this approach. One is to place the base address of the assigned area in an index register. Then particular parameters may be accessed with fixed offsets. The problem here is that the Z80's indexing is extremely time-consuming. An alternative is to place the base address in HL. Then parameters must be retrieved in consecutive order, one byte at a time.

In either alternative, the calling routine must store the parameters in memory and load the starting address into the index register or HL before transferring control to the subroutine. This approach is general and can handle any number of parameters, but it requires a lot of management. If different areas of memory are assigned for each call or each routine, a unique stack is essentially created. If a common area of memory is used, reentrancy is lost. In this method, the programmer is responsible for assigning areas of memory, avoiding interference between routines, and saving and restoring the pointers required to resume routines after subroutine calls or interrupts.
3. In program memory immediately following the subroutine call. If this approach is used, remember the following:

- The base address of the memory area is at the top of the stack; that is, the base address is the normal return address, the location of the instruction immediately following the call. The base address can be moved to an index register by popping the stack with

PQP xy ; RETRIEVE BASE ADDRESS OF PARAMETERS
Now access the parameters with fixed offsets from the index register. For example, the accumulator can be loaded with the first parameter by using the instruction

```
LD A, (xy+0) ; MOVE FIRST PARAMETER TO A
```

- All parameters must be fixed for a given call, since the program memory is typically read-only.
- The subroutine must calculate the actual return address (the address immediately following the parameter area) and place it on top of the stack before executing a RET instruction.


## Example

Assume that subroutine SUBR requires an 8-bit parameter and a 16-bit parameter. Show a main program that calls SUBR and contains the required parameters. Also show the initial part of the subroutine that retrieves the parameters, storing the 8 -bit item in the accumulator and the 16-bit item in register pair HL , and places the correct return address at the top of the stack.

Subroutine call

| C:ALL | SUBR | ; EXECUTE SUBROUTINE |
| :---: | :---: | :---: |
| DEFB | PARE | ;8-BIT PARAMETER |
| DEFW | PAR16 | ; 16-BIT PARAMETER |
|  | next | cetion |

## Subroutine



The initial POP xy instruction loads the index register with the return address that CALL SUBR saved at the top of the stack. In fact, the return address does not contain an instruction; instead, it contains the first parameter (PAR8). The next instructions move the parameters to their respective registers. Finally, adding 3 to the return address and saving the sum in the stack makes the final RET instruction transfer control back to the instruction following the parameters.

This approach allows parameter lists of any length. However, obtaining the parameters from memory and adjusting the return address is awkward at best; it becomes a longer and slower process as the number of parameters increases.
4. In the stack. When using this approach, remember the following:

- CALL stores the return address at the top of the stack. The parameters that the calling routine placed in the stack begin at address ssss +2 , where ssss is the contents of the stack pointer. The 16-bit return address occupies the top two locations of the stack, and the stack pointer itself always refers to the lowest occupied address, not the highest empty one.
- The subroutine can determine the value of the stack pointer (the location of the parameters) by (a) storing it in memory with LD (ADDR), SP or (b) using the sequence

```
LD HL,O ;MOVE STACK POINTER TO HL
ADID HL,SP
```

This sequence places the stack pointer in register pair HL (the opposite of LD SP,HL). We can use an index register instead of HL if HL is reserved for other purposes.

- The calling program must place the parameters in the stack and assign space for the results before calling the subroutine. It must also remove the parameters from the stack (often referred to as cleaning the stack) afterward. Cleaning the stack is simple if the programmer always places the parameters above the empty area assigned to the results. Then the parameters can be removed, leaving the results at the top. The next example illustrates how this is done. An obvious alternative is for the results to replace some or all of the parameters.
- Stack locations can be allocated dynamically for results with the sequence

| $\operatorname{LD}$ | $H L,-N R E S L T$ |
| :--- | :--- |
| $A D D$ | $H L, S P$ |
| LD | $S P, H L$ |

This sequence leaves NRESLT empty locations at the top of the stack as shown in Figure 1-8. Of course, if NRESLT is small, simply executing DEC SP NRESLT times will be faster and shorter. The same approaches can be used to provide stack locations for temporary storage.

## Example

Assume that subroutine SUBR requires an 8-bit parameter and a 16-bit parameter, and that it produces two 8 -bit results. Show a call of SUBR, the placing of the parameters in the accumulator and register pair HL, and the cleaning of the stack after the return. Figure 1-9 shows the appearance of the stack initially, after the subroutine call, and at the end. Using the stack for parameters and results will generally keep the parameters at the top of the stack in the proper order. In this case, there is no need to save the parameters or assign space in the stack for the results (they will replace some or all of the original parameters). However, space must be assigned on the stack for temporary storage to maintain generality and reentrancy.

## Calling program

| LD | HL, -2 | ; LEAVE ROOM ON STACK FOR |
| :---: | :---: | :---: |
| ADD | HL, SP | ; A GENERAL WAY TO ADJUST SP |
| LD | SP, HL |  |
| LD | HL, (PAR16) | ); OBTAIN 16-BIT PARAMETER |
| PUSH | HL | ; MOVE 16-bit Parameter to stack |
| LD | A, (PARB) | ; OBTAIN 8-BIT FARAMETER |
| PUSH | AF | ; MOVE s-BIT PARAMETER TO STA |
| INC | SP | ; REMOVE EXTRANEOUS BYTE |
| C.ALL | SUBR | ; EXECUTE SUBROUTINE |
| LD | HL, 3 | ; CLEAN PARAMETERS FROM STACK |
| ADD | HL, SP |  |
|  | SP, HL | ; RESULT IS NOW AT TOP |

## Subroutine



The first three instructions of the calling program could be replaced with two DEC SP instructions, and the last three instructions with three INC SP instructions. Note that only 16 -bit register pairs can be moved to or from the stack. Remember, AF consists of the accumulator (MSB) and the flags (LSB).


No values are placed in the locations.
The initial contents of the stack pointer are ssss.
Figure 1-8. The stack before and after assigning NRESLT empty locations for results


Figure 1-9. The effect of a subroutine on the stack

## SIMPLE INPUT/OUTPUT

Simple input/output can be performed using either 8-bit device (port) addresses or full 16-bit memory addresses. The advantages of device addresses are that they are short and provide a separate address space for I/O ports. The disadvantages are that only a few instructions (IN, OUT, and block I/O instructions) use device addresses. If, on the other hand, I/O devices occupy memory addresses, any instruction that references memory can also perform $I / O$. The problems with this approach are that it is non-standard, it makes it difficult for a reader to differentiate $\mathrm{I} / \mathrm{O}$ transfers from memory transfers, and it requires that some memory address space be reserved for I/O devices.

## Examples

1. Load the accumulator from input port 2 .

IN $\quad$, (2) $\quad$ READ FROM FORT 2
or

| LD | $C, 2$ | ; PUT PORT ADDRESS |
| :--- | :--- | :--- |
| IN | IN $C$ |  |
| A, $(C)$ | ;READ FROM PORT 2 |  |

The second alternative is longer but more flexible. The IN reg,(C) instruction allows the data to be obtained from any port and loaded into any register. On the other hand, IN A,(port) is limited to loading the accumulator from a fixed port address. The Sign and Zero flags can be set by IN reg,(C) for later testing, whereas IN A,(port) does not affect the flags.
2. Load the accumulator from the input port addressed by the contents of memory location IPORT.

| LD | A, (IPORT) | ; GET DEVICE (PORT) ADDRESS |
| :--- | :--- | :--- |
| LD | C, A |  |
| IN | A, (C) | ; READ DATA FROM INPUT PORT |

The port address can be readily changed (by changing RAM location IPORT) to accommodate multiple input devices attached to a single CPU or to handle different device addresses used in different models, configurations, or computers.
3. Load the accumulator from the input port assigned to the memory address in HL.

LD $\quad A,(H L) \quad$; READ DATA FROM INPUT PORT
Here the same input routine can obtain data from any memory address. Of course, that memory address is no longer available for normal use, thus reducing the actual memory capacity of the computer.
4. Store the accumulator in output port 6.

OUT ( 6 ) , A WRITE DATA TO PORT 6
or

| LD | C, 6 | ;ACCESS PORT 6 |
| :--- | :--- | :--- |
| OUT | (C),A | ; WRITE DATA TO PORT 6 |

In the second alternative, the indirect port address can be changed easily to accommodate a different set of I/O ports or variable I/O devices.
5. Store the accumulator in the output port addressed by the contents of memory location OPORT.

```
LD HL,OPORT ;OBTAIN PORT AIIDRESS
LD C.,(HL)
OUIT (C),A ; SEND DATA TO OUTPUT PGRT
```

Here the port address is a variable.
6. Store the accumulator in the output port assigned to the memory address in HL.

```
LD (HL),A ; SEND DATA TO OUITFUT PORT
```

Here the same output routine can send data to any memory address.
7. Set the Zero flag if bit 5 of port $\mathrm{D} 4_{16}$ is 0 .

| IN | A, $(0 \mathrm{OL} 4 \mathrm{H})$ | ;READ DATA FROM PORT 14 |
| :--- | :--- | :--- |
| BIT | $5, A$ | ;TEST BIT 5 |

If the bit position to be tested is 0,6 , or 7 , a shift or AND A instruction can be used to test it.
8. Load the Carry flag from bit 7 of the input port assigned to memory address $33 \mathrm{~A} 5_{16}$.

| LD A, (33A5H) | ;OBTAIN DATA |
| :--- | :--- |
| RLA | ;MOVE SIGN EIT TO CARFY |

or
LD
RL
(HL)
; MOVE SIGN BIT OF INPUT DATA TO CARRY
$R L(H L)$ could have unpredictable side effects, since it will attempt to store its result back in the input port. Although the port is addressed as a memory location, it may not be writable (that is, it might act like a ROM location). For example, it could be attached to a set of switches that the microprocessor obviously cannot change.
9. Set bit 5 of output port $\mathrm{A} 5_{16}$.

| LD | A, 00100000B | ;SET BIT 5 TO 1 |
| :--- | :--- | :--- |
| OUT | (OASH),A | MOVE THE BIT TO PORT A5 |

To leave the other bits of port $\mathrm{A} 5_{16}$ unchanged, a copy of the data in RAM is needed. Then the following sequence will set bit 5 to 1 .

| LD | A, (COPY) | ;GET COPY OF DATA |
| :--- | :--- | :--- |
| SET | $5, A$ | SET BIT 5 |
| OUT | (OASH), A | ;UPDATE OUTPUT DATA |
| LD | (COPY),A | ;UPDATE COPY OF DATA |

Note that the CPU cannot generally read an output port, and the input port with the same device address is not necessarily the same physical location.
10. Clear bit 3 of the output port assigned to memory address $\mathrm{B} 070_{16}$.

```
LD HL, OBO7OH
```

RES 3 , (HL) ;CLEAR BIT 3

Even though the output port is addressed as a memory location, it may not be readable. If it is not, the overall effect of RES 3,(HL) will be uncertain; the instruction will surely clear bit 3, but it will assign the other bits of the port the values supposedly obtained by reading from them. These values are generally arbitrary unless the port is
latched and buffered. Saving a copy of the data in RAM location TEMP removes the uncertainty. Now bit 3 can be cleared with the sequence

| LD | HL, TEMP |  |
| :--- | :--- | :--- |
| RES | $3,(H L)$ | ;SET BIT 3 OF COPY |
| LD | DE, BO7OH | ;SET BIT 3 OF OUTPUT DATA ALSO |

## Block Input and Output Instructions

The Z80 has special instructions that combine input or output with counting and updating of a memory pointer. These so-called block I/O instructions work much like the block move and block compare instructions discussed earlier. All block I/O instructions move data either from memory to an output port or from an input port to memory (without involving the accumulator), update (either increment or decrement) the memory pointer in register pair HL, and decrement the counter in register B. Note that block I/ O instructions use an 8-bit byte counter in register B , whereas block move and block compare instructions use a 16 -bit counter in BC. In block I/O instructions, register C always contains the device address. The only meaningful flag is the Zero flag; it is set to 1 if the instruction decrements B to 0 , and to 0 otherwise.

Repeated block I/O instructions continue transferring data, updating HL, and decrementing $B$ until $B$ is decremented to 0 . The drawback here is that continuous data transfers make sense only if the $\mathrm{I} / \mathrm{O}$ device operates at the same speed as the processor. Obviously, most I/O devices operate much more slowly than the processor, and the programmer must introduce a delay between transfers. For example, the processor cannot transfer a block of data to or from a keyboard, printer, video display, or magnetic tape unit without waiting between characters. Thus, repeated block I/O instructions are useful only to transfer data to devices that operate at processor speed, such as a buffer memory or a peripheral chip.

The Z80's block I/O instructions are the following:

- INI (IND) moves a byte of data from the port address in $\mathbf{C}$ to the memory address in HL, increments (decrements) HL, and decrements B.
- INIR (INDR) repeats INI (IND) until $B$ is decremented to 0 .
- OUTI (OUTD) moves a byte of data from the memory address in HL to the port address in C , increments (decrements) HL , and decrements B .
- OTIR (OTDR) repeats OUTI (OUTD) until B is decremented to 0 .

Note that block I/O instructions reserve B, C, and HL, but not DE. These instructions also change all the flags except Carry, although only the Zero flag is meaningful.

## Examples

1. Move a byte of data from memory address ADDR to output port OPORT.

| LD | B, 1 | ;NUMBER OF EYTES $=1$ |
| :--- | :--- | :--- |
| LD | C,OPORT | ;PORT ADDRESS $=$ OPORT |
| LD | HL,ADDR | ;INITIALIZE MEMORY FOINTER |
| OUTI |  | ;MOVE A BYTE OF DATA |

Obviously, the overhead of loading the registers makes it uneconomical to use OUTI to send a single byte of data.
2. Move two bytes of data from input port IPORT to memory addresses ADDR and ADDR +1 . Use subroutine DELAY to wait before each transfer; assume that DELAY provides the proper time interval without affecting any registers.

|  | LII | B, 2 | ; NLIMEER OF EYTES $=2$ |
| :---: | :---: | :---: | :---: |
|  | LD | C, IPORT | ; PORT ADDRESS = IPGFT |
|  | LD | HL, ADDR | ; INITIALIZE MEMORY POINTER |
| INBYT: | CALL | delay | ; WAIT BEFORE EACH INPUT BYTE |
|  | INI |  | ; READ A BYTE AND UPDATE |
|  | JR | NZ, INBYT |  |

The Zero flag indicates whether the counter in B has been decremented to 0 . Not only does INI transfer the data directly into memory, but it also increments HL and decrements B .
3. Move ten bytes of data from memory addresses starting with ADDR to output port OPORT. Use subroutine DELAY to wait between bytes.

| LD | B, 10 | ; NLIMBER OF BYTES $=10$ |
| :--- | :--- | :--- |
| LD | C., OPORT | ;PORT ADDFESS $=$ OPORT |
| LD | HL, ADDR | ;INITIALIZE MEMORY POINTER |
| OUTI |  | ;WRITE A BYTE AND UPDATE |
| CALL DELAY | ;WAIT BETWEEN BYTES |  |

We cannot use the repeated block output instruction OTIR, since it does not allow a delay between bytes.
4. Move 30 bytes of data from an input buffer addressed through input port IPORT to memory addresses starting with ADDR. Assume that the processor can read successive bytes of data from the buffer without waiting.

| LD | B, 30 | ;NUMBER OF BYTES $=30$ |
| :--- | :--- | :--- |
| LD | C, IPORT | ;PORT ADDRESS = IPORT |
| LD | HL, ADDR | ;INITIALIZE MEMORY PQINTER |
| INIR |  | ;READ A BLOCK OF DATA |

This sequence does not allow any programmed delay between input operations, so it makes sense only if the input device operates at the same speed as the processor.

## LOGICAL AND PHYSICAL DEVICES

One way to allow references to $\mathrm{I} / \mathrm{O}$ devices by number is to use an $\mathrm{I} / \mathrm{O}$ device table. An I/O device table assigns the actual I/ $O$ addresses (physical devices) to the device numbers (logical devices) to which a program refers. A systems program then uses the table to convert the device numbers into actual I/O addresses.

The same applications program can be made to utilize different $\mathrm{I} / \mathrm{O}$ devices by making the appropriate changes in the I/O device table. A program written in a high-level language may, for example, refer to input device \#2 and output device \#5. For testing purposes, an operator may assign devices \#2 and \#5 to be the input and output ports, respectively, of his or her console. For normal stand-alone operation, the operator may assign device \#2 to be an analog input unit and device \#5 the system printer. For operation by remote control, the operator may assign devices \#2 and \#5 to be communications units used for input and output.

This distinction between logical and physical devices can be implemented by using the instructions IN reg,(C) and OUT (C),reg. If a device table starting in address IOTBL and consisting of 8-bit device addresses is used, input and output are generalized as follows:

- Load the accumulator from a fixed device number DNUM.

| LD | A, (IOTBL+DNUM) | ; GET DEVICE ADDRESS |
| :--- | :--- | :--- |
| LD | C, A | ; OBTAIN IATA FROM DEVICE |

- Load the accumulator from the device number in memory location DEVNO.

| LD | A, (DEVNO) | ;GET DEVICE NUMEER |
| :--- | :--- | :--- |
| LD | L, A | ;MAKE DEVICE NUMEER INTO INDEX |
| LD | $H, O$ |  |
| LD | DE, IOTBL | ;GET BASE ADDRESS OF DEVICE TAELE |
| ADD | $H L, D E$ | ;ACCESS ACTUAL DEVICE ADDRESS |
| LD | $C,(H L)$ | ;OBTAIN DEVICE ADDRESS |
| IN | $A,(C)$ | ;OBTAIN DATA FROM DEVICE |

- Store the accumulator in a fixed device number DNUM.

```
LD HL,IOTBL+DNLM ;GET DEVICE ADDRESS
LD C:, (HL)
OUT (C),A ;SEND DATA TO DEVILE
```

- Store the accumulator in the device number in memory location DEVNO.

| LD | $B, A$ |
| :--- | :--- |
| LD | $A$, (DEVNO) |
| LD | L,A |
| LD | $H, O$ |
| LD | DE, IOTEL |
| ADD | $H L, D E$ |
| LD | $C,(H L)$ |
| OUT | $(C), B$ |

; SAVE OUITFUT DATA
; GET DEVICE NLIMBER
; MAKE DEVICE NUMBER INTO INDEX
; GET EASE ADDRESS GF DEVICE TAELE
; ACCESS ACTUAL DEVICE ALDRESS
; OBTAIN DEVICE ADIDRESS
; SEND DATA TO DEVICE

In real applications (see Chapter 10), the device table generally contains the starting addresses of $\mathrm{I} / \mathrm{O}$ subroutines (drivers) rather than actual device addresses.

## STATUS AND CONTROL

Status and control signals can be handled like any other data. The only special problem is that the processor cannot ordinarily read output ports. To know the current contents of an output port, retain a copy in RAM of the data stored there.

## Examples

1. Branch to address DEST if bit 3 of input port 6 is 1 .

| IN | A, $(6)$ | ;READ STATUS FROM PORT 6 |
| :--- | :--- | :--- |
| BIT | $3, A$ | ;TEST BIT 3 |
| IR | NZ, DEST | ;BRANCH IF BIT 3 IS 1 |

2. Branch to address DEST if bits 4,5 , and 6 of input port STAT are 5 ( 101 binary).

| IN | A, (STAT) | ;READ STATUS |
| :--- | :--- | :--- |
| AND | $01110000 B$ | ;MASK OFF BITS 4,5, AND 6 |
| CP | $01010000 B$ | ;IS STATUS FIELD $=5 ?$ |
| JR | $Z$, DEST | ;YES, BRANCH TO DEST |

3. Set bit 5 of output port CNTL to 1 . Assume that a copy of the data is in a table starting at address OUTP.

| LD | HL, OUTP+CNTL | ;GET COPY OF DATA |
| :--- | :--- | :--- |
| LD | $A,(H L)$ |  |
| OR | OO1OOOOOB | ;SET BIT 5 OF PORT |
| OUT | (CNTL.), A | ;SEND DATA TO OUTPUT PORT |
| LD | (HL),A- | ;UPDATE COPY OF DATA |

Update the copy every time the data is changed.
4. Set bits 2,3 , and 4 of output port CNTL to 6 (110 binary). Assume that a copy of the data is in a table starting at address OUTP.

| LD | HL, OUTP+CNTL | ;GET COPY OF DATA |
| :--- | :--- | :--- |
| LD | A, (HL) |  |
| AND | $11100011 B$ | ;CLEAR BITS 2,3, ANI 4 |
| OR | $00011000 B$ | ;SET CONTROL FIELD TO G |
| OUT | (CNTL),A | ;SEND DATA TO OUTPUT PORT |
| LD | (HL),A | ;UPDATE COPY OF DATA |

Retaining copies of the data in memory (or using the values stored in a latched, buffered output port) allows changing part of the data without affecting other parts that may have unrelated meanings. For example, changing the state of one indicator
light (such as a light that indicated remote operation) will not affect other indicator lights attached to the same port. Similarly, changing one control line (for example, a line that determined whether an object was moving in the positive or negative X-direction) would not affect other control lines attached to the same port.
5. Branch to address DEST if bit 7 of input port IPORT is 0 .

| LD | C, IPORT | ;ESTABLISH PORT ADDRESS |
| :--- | :--- | :--- |
| IN | A, (C) | ;READ DATA FROM PORT |
| IP | Z, DEST | ;BRANCH IF INPUT BIT 7 IS 0 |

The instruction IN reg,(C) affects the Sign and Zero flags, whereas IN A,(port) does not.

## PERIPHERAL CHIPS

The most common peripheral chips in Z80-based computers are the PIO (Parallel Input/Output device), SIO (Serial Input/Output device), and CTC (Clock/Timer Circuit). All these devices can perform many functions, much as the microprocessor itself can. Of course, peripheral chips perform fewer different functions than processors, and the range of functions is much more limited. The idea behind programmable peripheral chips is that each chip contains many useful circuits; the designer selects the one he or she wants to use by storing arbitrary codes in control registers, much like selecting circuits from a designer's casebook by specifying arbitrary page numbers or other designations. The advantages of programmable chips are that a single board containing such devices can handle many applications, and changes or corrections can be made by changing selection codes rather than by redesigning circuit boards. The disadvantages of programmable chips are the lack of standards and the difficulty of learning and explaining how specific chips operate.

Chapter 10 contains typical initialization routines for the PIO, SIO, and CTC devices. (The PIO and CTC are discussed in detail in the Osborne $4 \& 8$-Bit Microprocessor Handbook. ${ }^{12}$ ) We will provide only a brief overview of the PIO device here, since it is the most widely used. Bas and Kaynak describe a typical industrial application using a PIO. ${ }^{13}$

## PIO (Parallel Input/Output Device) General Description

The PIO contains two 8-bit ports, A and B. Each port contains

- An 8-bit output register.
- An 8-bit input register.
- A 2-bit mode control register, which indicates whether the port is in an output, input, bidirectional, or control mode.
- An 8-bit input/output control register, which determines whether the corresponding data pins are inputs (1) or outputs ( 0 ) in the control mode.
- Two control lines (STB and RDY) that can be used for handshaking signals (the contents of the mode control register determine how these lines operate).
- An interrupt enable bit.
- A 2-bit mask control register (used only in the control mode) that determines the active polarity of the inputs and whether they will be logically ANDed or ORed to form an interrupt signal.
- An 8-bit mask register (used only in the control mode) that determines which port lines will be monitored to form the interrupt signal.
- An 8-bit vector address register used with the interrupt system.

Here, the important points are the input and output registers, the mode control register, the input/output control register, and the control lines. The interrupt-related features of the PIO are discussed in Z80 Assembly Language Programming. ${ }^{14}$

The meanings of the bits in the various control and mask registers are related to the underlying hardware and are entirely arbitrary as far as the programmer is concerned. Tables are provided here and in Appendix B for looking them up.

Each PIO occupies four input port addresses and four output port addresses. The B/A SEL (Port B or A select) and C/D SEL (Control or Data select) lines choose one of the four ports as described in Table 1-10. Most often, designers attach address line $\mathrm{A}_{0}$ to $\mathrm{B} / \mathrm{A}$ SEL and $\mathrm{A}_{1}$ to C/D SEL. The PIO then occupies the four consecutive port addresses given in the last column of Table 1-10.

Clearly, there are far more internal control registers than there are port addresses available. In fact, all the control registers for each port occupy one address determined

Table 1-10. PIO Addresses

| Control or <br> Data select | Port B or A <br> Select | Register <br> Addressed | Port Address (Starting <br> with PIOADD) |
| :---: | :---: | :--- | :--- |
| 0 | 0 | Data Register A | PIOADD |
| 0 | 1 | Data Register B | PIOADD+1 |
| 1 | 0 | Control A | PIOADD+2 |
| 1 | 1 | Control B | PIOADD+3 |

The port addresses assume that $C / D$ SEL is tied to $A_{1}$ and $B / A$ SEL to $A_{0}$.

Table 1-11. Addressing of PIO Control Registers

| Register | Addressing |
| :--- | :--- |
| Mode Control | $\mathrm{D}_{3}=\mathrm{D}_{2}=\mathrm{D}_{1}=\mathrm{D}_{0}=1$ |
| Input/Output Control | Next byte after port placed in mode 3 |
| Mask Control Register | $\mathrm{D}_{3}=0, \mathrm{D}_{2}=\mathrm{D}_{1}=\mathrm{D}_{0}=1$ |
| Interrupt Mask Register | Next byte after mask control register accessed with $\mathrm{D}_{4}=1$ |
| Interrupt Enable | $\mathrm{D}_{3}=\mathrm{D}_{2}=0, \mathrm{D}_{1}=\mathrm{D}_{0}=1$ |
| Interrupt Vector | $\mathrm{D}_{0}=1$ |

by the C/D SEL connection. Thus, some of the data bits sent to a control register are actually used for addressing. Note the following situations (see Table 1-11):

- If $\mathrm{D}_{0}=0$, the remaining data bits are loaded into the interrupt vector register.
- If $\mathrm{D}_{3}=0$ and $\mathrm{D}_{2}=\mathrm{D}_{1}=\mathrm{D}_{0}=1$, the remaining data bits are loaded into the mask control register. If $D_{4}=1$, the next control byte is loaded into the interrupt mask register. Interrupts can be enabled $\left(D_{7}=1\right)$ or disabled $\left(D_{7}=0\right)$ with $D_{3}=D_{2}=0$, $\mathrm{D}_{1}=\mathrm{D}_{0}=1$.
- If $D_{3}, D_{2}, D_{1}$, and $D_{0}$ are all 1's, the remaining data bits are loaded into the mode control register. If $D_{7}=D_{6}=1$ (that is, the port has been placed in the control mode), the next control byte is loaded into the input/output control register.

This sharing of an external address means

- The programmer must be careful to specify the proper addresses, data values, and order of operations. The actual destination of an OUT instruction directed to a PIO control address depends on the data value and may also depend on the OUT instruction that preceded it.
- The programmer should document the PIO initialization in detail. The device is complex, and a reader cannot be expected to understand the initializing sequence.

The control registers of the PIO are usually initialized only in an overall startup routine. Other routines typically refer only to the PIO input and output registers. Since all of its control registers share a port address, a repeated block output instruction (OTIR or OTDR) can be used to initialize a PIO. No timing problem occurs, since the PIO operates at the same speed as the CPU. Chapter 10 contains an example showing the use of repeated block output instructions to initialize PIOs and other peripheral chips.

## PIO Operating Modes

A startup program selects the operating mode of a PIO port by writing a control byte to the PIO in the form shown in Figure 1-10. The lower table in Figure 1-10 describes the operating modes and their associated control bytes. Note that only bits 6 $\left(\mathrm{M}_{0}\right)$ and $7\left(\mathrm{M}_{1}\right)$ affect the operating mode; bits 4 and 5 are not used and bits 0 through 3 are used for addressing. When power is turned on, the PIO comes up in mode 1 (input). The modes may be summarized as follows:

- Mode 0 - Output (bit $7=$ bit $6=0$ )

Writing data into the port's output register latches the data and causes it to appear on the port's data bus. The Ready (RDY) line goes high to indicate Data Ready; it remains high until the peripheral sends a rising edge (a 0 -to-1 or low-to-high transition) on the Strobe (STB) line to indicate Data Accepted or Device Ready. The rising edge of STB causes an interrupt if the interrupt is enabled.

- Mode 1 - Input (bit $7=0$, bit $6=1$ )

The peripheral latches data into the port's input register using the Strobe signal. The rising edge of STB causes an interrupt (if enabled) and deactivates RDY (makes it 0 ). When the CPU reads the data, RDY goes high to indicate Data Accepted or Input Register Empty. Note that the peripheral can strobe data into the register regardless of the state of RDY. The programmer is therefore responsible for guarding against overrun (new data being placed in the register before the CPU has read the old data).


Figure 1-10. Mode control for the Z80 PIO

- Mode 2-Bidirectional (bit $7=1$, bit $6=0$ )

Since this mode uses all four handshake lines, it is allowed only on port $A$. The port A RDY and STB signals are used for output control and the port B RDY and STB signals are used for input control. The only difference between this mode and a combination of modes 0 and 1 is that data from the port A Output register is enabled onto the port's data bus only when A STB is active. This allows the port A bus to be used bidirectionally under the control of A STB (Output Data Request) and B STB (Input Data Available). Note that operations on input register A govern port B's control signals in this mode.

- Mode 3 - Control (bit $7=1$, bit $6=1$ )

This mode does not use the RDY and STB signals. It is intended for status and control applications in which each bit has an individual meaning. When mode 3 is selected, the next control byte sent to the PIO defines the directions of the port's bus lines. A 1 in a bit position makes the corresponding bus line an input, whereas a 0 makes it an output.

Note the following features of the PIO's operating modes:

- In modes 0, 1, and 2, the peripheral indicates Data Ready, Device Ready, or Data Accepted with a rising edge on the STB line. This edge also causes an interrupt if the interrupt is enabled.
- In modes 0, 1, and 2, the PIO indicates Data Ready, Input Buffer Empty, or Data Accepted by sending RDY high. This signal remains high until the next rising edge on STB.
- The bidirectional mode (mode 2 ) applies only to port A, and port B must be placed in mode 3 (control) since all the handshaking lines are already committed.
- The input/output control register is used only in the control mode (mode 3). Otherwise, the entire 8-bit port is used for either input or output.
- There is no way for the processor to determine if a pulse has occurred on STB if interrupts are not being used. The PIO is designed for use in interrupt-driven systems rather than in programmed I/O systems. STB should be tied low if it is not being used.
- The processor cannot control the RDY lines directly. The RDY line on a port goes high when data is transferred to or from the port and goes low on the rising edge of STB.
- The contents of the output register can be read if the port is in the output or bidirectional mode. If the port is in the control mode, the output register data from the lines assigned as outputs can be read. The contents of control registers cannot be read. If a program needs to know their contents, it must save copies in RAM of the values stored there.
- If the RDY output is tied to the STB input on a port in the output mode, RDY will go high for one clock period after each output operation. This brief pulse can be used to multiplex displays.


## PIO Initialization

When power is turned on, the PIO comes up in the input mode with all interrupts disabled and inhibited and control signals deactivated (low). The steps in initializing a PIO port are

- Select the operating mode by writing the appropriate control byte into the mode control register. Interrupt control as well as I/O mode information may have to be sent.
- If in mode 3 , establish the directions of the $\mathrm{I} / \mathrm{O}$ pins by writing a control byte into the input/ output control register. This byte must follow the control byte that selected mode 3.


## Examples

1. Make port B output.
```
LD A,OOOO11111B ;MAKE PORT B OUITPUIT
OUT (PIOCRB),A
```

Bits 0 through 3 of the control byte are all l's to address the mode control register. Bits 6 and 7 are both 0's to put the port in the output mode. Bits 4 and 5 are not used.
2. Make port A input.

| LD A,O1001111B |
| :--- | :--- |
| OUT (FIOCFA), A |$\quad ;$ MAKE PORT A INFUIT

Bit $7=0$ and bit $6=1$ to put the port in the input mode.
3. Make port A bidirectional.

```
LII A,10001111B ;MAKE PORT A EIDIRECTIONAL
OLIT (PIOCRA),A
```

Bit $7=1$ and bit $6=0$ to put the port in the bidirectional mode. Remember that only port A can be operated in the bidirectional mode, and that port B must then be operated in the control mode.
4. Make port A control with all lines inputs.

```
LD A,11001111B ; MAKE PORT A CONTROL
OUIT (PIOCRA),A
LD A,11111111B ;ALL BITS INPUTS
OUT (PIOCRA), A
```

The first OUT instruction puts port A in the control mode, since bits 6 and 7 are both 1. The second OUT operation to the same address loads a different register (the
input/output control register). A 0 in a bit position of that register makes the corresponding pin an output, while a 1 makes it an input. The polarity here is arbitrary, and many bidirectional devices use the opposite convention.
5. Make port B control with all lines outputs.

| LD | A, 11001111B | ;MAKE PORT B CONTROL |
| :--- | :--- | :--- |
| OUT | (PIOCRB), A | ;ALL BITS OUTPUTS |
| SUB | A |  |
| OUT | (PIOCRB),A |  |

The second byte is directed automatically to the input/output control register if the first byte puts the port in the control mode.
6. Make port A control with lines 1,5 , and 6 inputs and lines $0,2,3,4$, and 7 outputs.

| LD | A, 11001111B | ; MAKE PORT A CONTROL |
| :--- | :--- | :--- |
| OUT | (PIOCRA), A |  |
| LD | A, O1100010B | $; 1,5,6$ IN $-0,2,3,4,7$ OUT |

## INTERRUPT SERVICE ROUTINES

More information on material in this section can be found in the book Practical Microcomputer Programming: The Z80 by W.J. Weller, Chapter 16.

Z80 interrupt systems may operate in any of three modes. ${ }^{15}$ In all three modes, the processor responds to an interrupt by executing a CALL or RST instruction which transfers control to a specific memory address and saves the current program counter at the top of the stack. Table 1-12 lists the destination addresses for the RST instructions and the non-maskable interrupt. No other registers (besides the program counter) are saved automatically.

There are two common approaches to saving registers:

- If there is only a single level of interrupts, primary registers may be saved in the alternate set. The service routine begins with
EX $A F, A F \quad$;SAVE PRIMARY REGISTERS IN ALTERNATES
EXX

The EXX instruction exchanges registers $\mathrm{B}, \mathrm{C}, \mathrm{D}, \mathrm{E}, \mathrm{H}$, and L with their primed equivalents. The service routine must end by restoring the original primary registers with

```
EXX ;RESTORE ORIGINAL PRIMARY REGISTERS
EX AF,AF'
```

This approach assumes that the alternate (primed) registers are reserved for use in interrupt service routines.

Table 1-12. Destination Addresses for RST (Restart) Instructions and the Non-Maskable Interrupt

| RST Instruction <br> (Mnemonic) | Operation Code <br> (Hex) | Destination Address |  |
| :--- | :---: | :---: | :---: |
|  | C7 | 0000 | (Hex) |
| RST 8 | CF | 0008 | 0 |
| RST 10H | D7 | 0010 | 08 |
| RST 18H | DF | 0018 | 16 |
| RST 20H | E7 | 0020 | 24 |
| RST 28H | EF | 0028 | 32 |
| RST 30H | F7 | 0030 | 40 |
| RST 38H | FF | 0038 | 48 |
| Non-maskable |  |  |  |
| interrupt |  | 0066 | 56 |

- If there are several levels of interrupts, each service routine must save all registers that it uses in the stack. Since the Z80 has so many registers, most programmers keep their service routines simple so that they must save only a few registers. Otherwise, the overhead involved in servicing interrupts (sometimes called the interrupt latency) becomes excessive. A typical sequence for saving the primary registers in the stack is

```
PUSH AF ;SAVE REGISTERS
PUSH EC
FUSH DE
PUSH HL
```

The opposite sequence restores the primary registers.

| POP | HL | ;RESTORE REGISTERS |
| :--- | :--- | :--- |
| POF | DE |  |
| POF | EC |  |
| POF | $A F$ |  |

Interrupts must be reenabled explicitly with EI immediately before the RET instruction that terminates the service routine. The EI instruction delays the actual enabling of interrupts for one instruction cycle to avoid unnecessary stacking of return addresses (that is, an RET instruction can remove the return address from the stack before a pending interrupt is recognized).

You must be careful to save any write-only registers that may have to be restored at the end of the routine. For example, the PIO's control registers are all write-only, and
many external priority registers are also write-only. Copies of such registers must be saved in RAM and restored from the stack. A typical example is

| PUSH AF | ;SAVE REGISTERS |
| :--- | :--- |
| PUSH EC |  |
| PUSH DE |  |
| PUSH HL |  |
| LD A, (FRTY) |  |
| PUSH AF |  |
| LD AVE OLD PRIORITY |  |
| OUT PPORTY | ;GET NEW PRIORITY |
| LD | PLACE IT IN EXTERNAL PRIORITY REGISTER |

The restoration procedure must recover the previous priority as well as the original contents of the registers.

| POP | AF | ;RESTORE OLD PRIORITY |
| :--- | :--- | :--- |
| OUIT | PPORT | ;PLACE IT IN EXTERNAL PRIORITY REGISTER |
| LD | (PRTY),A | ;SAVE COPY OF PRIORITY IN FAM |
| POP | HL | ;RESTORE REGISTERS |
| POF DE |  |  |
| POP EL |  |  |
| POF AF |  |  |

To achieve general reentrancy, the stack must be used for all temporary storage beyond that provided by the registers. As noted in the discussion of parameter passing, space is assigned on the stack (NPARAM bytes) with the sequence

```
LD HL,-NPARAM ;ASSIGN NPARAM EMFTY EYTES
ADD HL,SP
LD SP,HL
```

Later, of course, the temporary storage area is discarded with the sequence

| LD | HL, NPARAM |
| :--- | :--- |
| ADD | $H L, S P$ |
| LD | $S P, H L$ |

If NPARAM is small, save execution time and memory by replacing these sequences with NPARAM DEC SP or INC SP instructions. Chapter 11 contains examples of simple interrupt service routines.

Interrupt service routines that are based on signals from Z80 peripheral chips (PIOs, SIOs, or CTCs) or that utilize the non-maskable input require special terminating instructions. These special instructions restore the program counter from the top of the stack just like the normal RET. The RETI (return from interrupt) instruction also signals the peripheral chips that the service routine has been completed, thus unblocking lower priority interrupts. The RETN (return from non-maskable interrupt) instruction also restores the interrupt enable logic, thus reenabling interrupts if (and only if) they were enabled when the non-maskable interrupt occurred.

## MAKING PROGRAMS RUN FASTER

More information on material in this section can be found in an article by T. Dollhoff, "Microprocessor Software: How to Optimize Timing and Memory Usage. Part Four: Techniques for the Zilog Z80," Digital Design, February 1977, pp. 44-45.

In general, programs can be made to run substantially faster only by first determining where they spend their time. This requires determining which loops (other than delay routines) the processor is executing most often. Reducing the execution time of a frequently executed loop will have a major effect because of the multiplying factor. It is thus critical to determine how often instructions are being executed and to work on loops in the order of their frequency of execution.

Once it is determined which loops the processor executes most frequently, reduce their execution time with the following techniques:

- Eliminate redundant operations. These may include a constant that is being added during each iteration or a special case that is being tested repeatedly. Another example is a constant value or a memory address that is being fetched from memory each time rather than being stored in a register or register pair.
- Reorganize the loop to reduce the number of jump instructions. You can often eliminate branches by changing the initial conditions, inverting the order of operations, or combining operations. In particular, you may find it helpful to initialize everything one step back, thus making the first iteration the same as all the others. Inverting the order of operations can be helpful if numerical comparisons are involved, since the equality case may not have to be handled separately. Reorganization may also combine condition checking inside the loop with the overall loop control.
- Use in-line code rather than subroutines. This will save at least a CALL and RET.
- Use the stack rather than specific memory addresses for temporary storage. Remember that EX HL,(SP) exchanges the top of the stack with register pair HL and thus can serve to both restore an old value and save the current one.
- Assign registers to take maximum advantage of such specialized instructions as LD HL,(ADDR); LD (ADDR),HL; EX DE, HL; EX HL,(SP); DJNZ; and the block move, compare, and I/O instructions. Thus it is preferable to always use B or BC for a counter, HL for an indirect address, and DE for another indirect address if needed.
- Use the block move, block compare, and block I/O instructions to handle blocks of data. These instructions can replace an entire program sequence, since they combine counting and updating of pointers with the actual data manipulation or transfer operations. Note, in particular, that the block move and block I/O instructions transfer data to or from memory without using the accumulator.
- Use the 16 -bit instructions whenever possible to manipulate 16-bit data. These instructions are ADC, ADD, DEC, EX, INC, LD, POP, PUSH, and SBC.
- Use instructions that operate directly on data in user registers or in memory to avoid having to save and restore the accumulator, HL, or an index register. These instructions include DEC, EX, INC, LD, POP, PUSH, and the bit manipulation and shift instructions.
- Minimize the use of the index registers, since they always require extra execution time and memory. The index registers are generally used only as backups to HL and in handling data structures that involve many fixed offsets.
- Minimize the use of special Z80 instructions that require a 2-byte operation code. These always require extra execution time and memory. Examples are BIT, RES, SET, SLA, SRA, and SRL, as well as some load instructions such as LD DE,(ADDR), LD (ADDR), BC, and LD SP,(ADDR).
- Take advantage of specialized short instructions such as the accumulator shifts (RLA, RLCA, RRA, and RRCA) and DJNZ.
- Use absolute jumps (JP) rather than relative jumps (JR). The absolute jumps take less time if a branch actually occurs.
- Organize sequences of conditional jumps to minimize average execution time. Branches that are often taken should come before ones that are seldom taken, for example, checking for a result being negative (true $50 \%$ of the time if the value is random) before checking for it to be zero (true less than $1 \%$ of the time if the value is random).
- Test for conditions under which a sequence has no effect and branch around it if the conditions hold. This will be profitable if the sequence is long, and it frequently does not change the result. A typical example is the propagation of carries through higher order bytes. If a carry seldom occurs, it will be faster on the average to test for it rather than simply propagate a 0 .

A general way to reduce execution time is to replace long sequences of instructions with tables. A single table lookup can perform the same operation as a sequence of instructions if there are no special exits or program logic involved. The cost is extra memory, but that may be justified if the memory is available. If enough memory is available, a lookup table may be a reasonable approach even if many of its entries are repetitive-that is, even if many inputs produce the same output. In addition to its speed, table lookup is also general, easy to program, and easy to change.

## MAKING PROGRAMS USE LESS MEMORY

Only by identifying common instruction sequences and replacing those sequences with subroutine calls can a program be made to use significantly less memory. The result is a single copy of each sequence; the cost is the extra execution time of the

CALL and RET instructions. The more instructions placed in subroutines, the more memory is saved. Of course, such subroutines are typically not general and may be difficult to understand or use. Some sequences may even be available in a monitor or other systems program. Then those sequences can be replaced with calls to the systems program as long as the return is handled properly.

Some methods that reduce execution time also reduce memory usage. In particular, eliminating redundant operations, reorganizing loops, using the stack, organizing the use of registers, using the 16-bit registers, using block instructions and short forms, operating directly on memory or registers, and minimizing the use of the index registers and special Z80 instructions reduce both memory usage and execution time. Of course, using in-line code rather than loops and subroutines reduces execution time but increases memory usage. Absolute and relative jumps represent a minor tradeoff between memory and execution time; absolute jumps are faster (if a branch occurs) but use more memory.

Lookup tables generally use extra memory but save execution time. Some ways to reduce their memory requirements are to eliminate intermediate values and interpolate the results, eliminate redundant values with special tests, and reduce the range of input values. ${ }^{16,17}$ Often a few prior tests or restrictions will greatly reduce the size of the required table.

## REFERENCES

1. Weller, W.J., Practical Microcomputer Programming: The Z80, Evanston, Ill.: Northern Technology Books, 1979.
2. Fisher, W.P., "Microprocessor Assembly Language Draft Standard," IEEE Computer, December 1979, pp. 96-109. Further discussions of the draft standard appear on pp. 79-80 of IEEE Computer, April 1980 and on pp. 8-9 of IEEE Computer, May 1981. See also Duncan, F.G., "Level-Independent Notation for Microcomputer Programs," IEEE Micro, May 1981, pp. 47-56.

3. Osborne, A. An Introduction to Microcomputers: Volume 1-Basic Concepts, 2nd ed., Berkeley, Calif.: Osborne/ McGraw-Hill, 1980.

4. Fisher, op.cit.
5. Osborne, op. cit.
6. Weller, op.cit., p. 224.
7. Ibid., pp. 19-26.
8. Ibid.
9. Ibid., p. 69.
10. Shankar, K.S., "Data Structures and Abstractions," IEEE Computer, April, 1980, pp. 67-77.
11. Tenenbaum, A. and M. Augenstein, Data Structures Using Pascal, Englewood Cliffs, N.J.: Prentice-Hall, 1981.
12. Osborné, A. and G. Kane, 4 \& 8-Bit Microprocessor Handbook, Berkeley, Calif.: Osborne/McGraw-Hill, 1981, pp. 7-45 to 7-54 (PIO), pp. 7-54 to 7-62 (CTC).
13. Bas, S. and O. Kaynak, "Microprocessor Controlled Single Phase Cycloconverter," 1981 IECI Proceedings on Industrial Applications of Mini and Microcomputers, pp. 39-44. Available from IEEE, 445 Hoes Lane, Piscataway, N.J. 08854 (catalog no. 81 CH1714-5).
14. Leventhal, L., Z80 Assembly Language Programming, Berkeley, Calif.: Osborne/McGraw-Hill, 1979, Chapter 12.
15. Ibid.
16. Seim, T.A., "Numerical Interpolation for Microprocessor-Based Systems," Computer Design, February 1978, pp. 111-116.
17. Abramovich, A. and T.R. Crawford, "An Interpolating Algorithm for Control Applications on Microprocessors," 1978 IECI Proceedings on Industrial Applications of Microprocessors, pp. 195-201. This Proceedings is available from IEEE, 445 Hoes Lane, Piscataway, N.J. 08854.

# Chapter 2 Implementing Additional Instructions and Addressing Modes 

This chapter shows how to implement instructions and addressing modes that are not included in the Z80 instruction set. Of course, no instruction set can ever include all possible combinations. Designers must choose a set based on how many operation codes are available, how easily an additional combination could be implemented, and how often it would be used. A description of additional instructions and addressing modes does not imply that the basic instruction set is incomplete or poorly designed.

The chapter will concentrate on additional instructions and addressing modes that are

- Obvious parallels to those included in the instruction set.
- Described in Fischer's "Microprocessor Assembly Language Standard". ${ }^{1}$
- Discussed in Volume 1 of An Introduction to Microcomputers. ${ }^{2}$
- Implemented on other microprocessors, especially ones that are closely related or partly compatible. ${ }^{3}$

This chapter should be of particular interest to those who are familiar with the assembly languages of other computers.

## INSTRUCTION SET EXTENSIONS

In describing extensions to the instruction set, we follow the organization suggested in the draft standard for IEEE Task P694. ${ }^{4}$ Instructions are divided into the following groups (listed in the order in which they are discussed): arithmetic, logical, data transfer, branch, skip, subroutine call, subroutine return, and miscellaneous. For each type of instruction, types of operands are discussed in the following order: byte (8-bit), word (16-bit), decimal, bit, nibble or digit, and multiple. In describing addressing modes, we use the following order: direct, indirect, immediate, indexed,

## 72

register, autopreincrement, autopostincrement, autopredecrement, autopostdecrement, indirect preindexed (also called preindexed or indexed indirect), and indirect postindexed (also called postindexed or indirect indexed).

## ARITHMETIC INSTRUCTIONS

This group includes addition, addition with Carry, subtraction, subtraction in reverse, subtraction with Carry (borrow), increment, decrement, multiplication, division, comparison, two's complement (negate), and extension. Instructions that do not clearly fall into a particular category are repeated for convenience.

## Addition Instructions (Without Carry)

1. Add memory location ADDR to accumulator.

| LD | $H L, A D D R$ | ;PQINT TO DATA |
| :--- | :--- | :--- |
| $A D D$ | $A,(H L)$ | ;THEN ADD IT |

2. Add Carry to accumulator.
```
ADC A,O ;ACC = ACCC + CARRY + 0
```

3. Decimal add Carry to accumulator.
```
ADC A,O
DAA ; IN DECIMAL
```

4. Decimal add VALUE to accumulator.
ADD
DAA , VALUE $\quad ; \quad A C C=A C C+V A L U E$
5. Decimal add register to accumulator.

| ADD A,res | $; A C C=A C C+R E G$ |
| :--- | :--- |
| DAA | $;$ IN DECIMAL |

6. Add 16-bit number VAL16 to HL.

LD rp,VALi6
ADD HL,rp ;HL $=\mathrm{HL}+\mathrm{VAL} 16$
rp can be either BC or DE.
7. Add 16-bit number VAL16 to an index register.

```
LD rp,VAL1G
ADD xY,rP ; XY = XY + VAL16
```

rp can be either BC or DE.
8. Add memory locations ADDR and ADDR+1 (MSB in ADDR+1) to HL.

```
LD rp,(ADDR)
ADD HL,rP
```

The 16-bit data is stored in the usual Z80 format with the less significant byte first (at the lower address).
9. Add memory locations ADDR and ADDR + 1 (MSB in ADDR +1 ) to an index register.

```
LD rp,(ADDR)
ADD xy,rp
```

10. Add memory locations ADDR and ADDR+1 (MSB in ADDR+1) to memory locations SUM and SUM+1 (MSB in SUM+1).

| LD | $H L,(S U M)$ | ;GET CURRENT SUM |
| :--- | :--- | :--- |
| LD | DE, (ADDR) | ;ADD ELEMENT |
| ADD | $H L, D E$ |  |
| LD | (SUM),HL | ;SAVE UPDATED SUM |

11. Add the 16 -bit number VAL16 to memory locations ADDR and ADDR+1 (MSB in ADDR+1).

| LD | HL, (SUM) | ;GET CURRENT SUM |
| :--- | :--- | :--- |
| LD | DE,VAL16 | ;ADD ELEMENT |
| ADD | $H L, D E$ |  |
| LD | (SUM), HL | ;SAVE LIFDATED SUM |

## Addition Instructions (with Carry)

1. Add memory location ADDR to accumulator with Carry.

| LD | $H L, A D D R$ | ;POINT TO DATA |
| :--- | :--- | :--- |
| ADC | $A,(H L)$ | ;THEN ADD IN DATA |

2. Add Carry to accumulator.
```
ADC A,O
;ACC: = ACC + CARRY + O
```

3. Decimal add VALUE to accumulator with Carry.
```
ADC A,VALUE ; ACC = ACC + VALUE + CARRY
DAA ; IN DECIMAL
```

4. Decimal add register to accumulator with Carry.

5. Add 16-bit number VAL16 to HL with Carry.
LD rp,VAL 16
ADC HL,rp
; HL = HL + VAL16 + CARRY
6. Add memory locations ADDR and ADDR+1 (MSB in ADDR+1) to HL with Carry.

| LD | $\mathrm{rp},(A D D R)$ |
| :--- | :--- |
| $A D C$ | $H L, r p$ |$; H L=H L+(A D D R)+C A R R Y$

## Subtraction Instructions (Without Borrow)

1. Subtract memory location ADDR from accumulator.

| LD | HL,ADDR |
| :--- | :--- |
| SUB | (HL) |$\quad$;POINT TO DATA $\quad$ (THEN SUBTRACT IT

2. Subtract borrow (Carry) from accumulator.
```
SBC A,O ;ACC = ACC - CARRY
```

3. Decimal subtract VALUE from accumulator.

| SUB VALUE | $; A C C:=A C C-V A L U E$ |
| :--- | :--- |
| DAA | $; I N$ DECIMAL |

4. Decimal subtract register from accumulator.
```
SUB reg ;ACC = ACC - REG
DAA ; IN IECIMAL
```

Since the Z80 has an Add/ Subtract flag, it can perform decimal subtraction directly. On the 8080 and 8085 processors, the programmer must implement decimal subtraction as the addition of a negative number.
5. Subtract register pair from HL.

| AND A | ;CLEAR CARRY |
| :--- | :--- |
| SBC $H L, r p$ | SUBTRACT REGISTER PAIF WITH CARRY |

The Z80 has a subtract register pair with Carry instruction, but no plain subtract register pair (without Carry).
6. Subtract 16-bit number VAL16 from HL.

```
LD rp,-VAL16
ADD HL,rp
```

or

| AND A | ;CLEAR CARRY |  |
| :--- | :--- | :--- |
| LD | rP,VAL 16 | ;SUBTRACT 16 -BIT NUMBER FROM HL |
| SBC | $H L, r p$ |  |

rp can be either BC or DE. Carry is an inverted borrow in the first alternative and a true borrow in the second. The first alternative is obviously much shorter, particularly since SBC HL requires a 2-byte operation code.
7. Subtract memory locations ADDR and ADDR+1 (MSB in ADDR+1) from HL.

```
AND A ;CLEAR CARRY
LD rP,(ADDR) ;THEN SUBTRACT WITH CARRY
SBC HL,rP
```

There is no subtract register pair (without Carry) instruction.

## Subtraction in Reverse Instructions

1. Subtract accumulator from VALUE and place difference in accumulator.
```
NEG ;NEGATE A
adD a,value ;FORM - A + value
```

or

```
LD reg,A ;CALCULATE value - acc
LD a,value
SuE reg
```

The Carry is an inverted borrow in the first method and a true borrow in the second.
2. Subtract accumulator from register and place difference in accumulator.

```
NEG
ADD A,reg
```

```
;NEGATE A
```

;NEGATE A
;FORM - A + REG

```
;FORM - A + REG
```

The Carry is an inverted borrow; that is, it is 1 if the subtraction does not require a borrow.
3. Decimal subtract accumulator from VALUE and place difference in accumulator.

```
LD reg,A ;CALCULATE VALUE - ACC
LD a,VALUE
suE reg
IAA
```

4. Decimal subtract accumulator from register and place difference in accumulator.
```
Ln reg1,A ;CALCLILATE REG - ACC
LD A,reg
SUB reg1
DAA ;IN DECIMAL
```


## Subtraction with Borrow (Carry) Instructions

1. Subtract memory location ADDR from accumulator with borrow.
```
LD HL,ADDR
SEC. A,(HL)
; POINT TO DATA
SEC A, (HL) ;THEN SUBTRACT WITH BORROW
```

2. Subtract borrow (Carry) from accumulator.

SBC: A,O ;FORM A - BORROW
3. Decimal subtract inverted borrow from accumulator (Carry $=1$ if no borrow was generated, 0 if a borrow was generated).
ADC
IIAA ; ADD 99 PLUS CARFY

The final Carry is 1 if the subtraction generates a borrow and 0 if it does not.
4. Decimal subtract VALUE from accumulator with borrow.

| SBC | A,VALUE |
| :--- | :--- |
| DAA | $; A=A-V A L U E-B O R F O W$ |

5. Decimal subtract register from accumulator with borrow.
```
SBC A,reg ;A = A - REG - BIRROW
DAA ; IN DECIMAL
```

6. Subtract 16-bit number VAL16 from HL with borrow.

LD rp,VALis
SBC HL,rp ;HL = HL - VAL16 - BORROW

## Increment Instructions

1. Increment memory location ADDR.
```
LD HL,ADLR
INC (HL)
```

2. Increment accumulator, setting the Carry flag if the result is 0 .

ADD A, 1
Remember that INC does not affect Carry, but it does affect the Zero flag.
3. Decimal increment accumulator (add 1 to A in decimal).

ADD
A, 1
IAA
You cannot use INC, since it does not affect Carry.
4. Decimal increment register (add 1 to reg in decimal).

| LD | A, reg |
| :--- | :--- |
| ADD | $A, 1$ |
| DAA |  |
| LD | reg, $A$ |

DAA applies only to the accumulator.
5. Increment memory locations ADDR and $\mathrm{ADDR}+1$ ( MSB in $\mathrm{ADDR}+1$ ).

```
LD HL, (ADDR)
INC HL ;16-BIT INCREMENT
LD (ADDR),HL
```

or
LD HL,ADDR
INC (HL) ; INCREMENT LSE
.IR NZ, DONE INC HL ;ADD CARRY TO MSE
INC (HL)
DEC HL
DONE: NOP
The second alternative leaves ADDR in HL for later use.
6. Increment register pair, setting the Zero flag if the result is 0 .

| INC: | rp | ;16-BIT INCREMENT |
| :--- | :--- | :--- |
| LD | A,rpl | ;TEST RESULT FOR ZERO |
| OR | rph |  |

This sequence destroys the old contents of the accumulator and the flags. OR clears Carry.

## Decrement Instructions

1. Decrement memory location ADDR.
```
LD HL,ADDR
DEC (HL)
```

2. Decrement accumulator, setting Carry flag if a borrow is generated.

SUB 1
3. Decrement accumulator, setting Carry flag if no borrow is generated.

ADD A, OFFH
4. Decimal decrement accumulator (subtract 1 from $A$ in decimal).

SUB 1
DAA
DEC cannot be used here, since it does not affect Carry.
5. Decimal decrement register (subtract 1 from reg in decimal).

| LD | A, reg |
| :--- | :--- |
| SUB | 1 |
| DIAA |  |
| LD | reg, $A$ |

DAA applies only to the accumulator.
6. Decrement memory locations ADDR and ADDR+1 (MSB in ADDR+1).

```
LD HL, (ADDR)
DEC: HL ;16-BIT DECREMENT
LD (ADDR),HL
```

7. Decrement register pair, setting the Zero flag if the result is 0 .

| DEC | rp | ; 16 -BIT DECREMENT |
| :--- | :--- | :--- | :--- |
| LD | A,rpl | ;TEST 16 -BIT RESULT FOR ZERO |
| OR | $r p h$ |  |

This sequence destroys the old contents of the accumulator and changes the other flags. OR clears the Carry flag.

## Multiplication Instructions

1. Multiply accumulator by 2 .
```
ADD A,A
```

2. Multiply accumulator by 3 (using reg for temporary storage).

| LD | reg, $A$ | SAVE $A$ |
| :--- | :--- | :--- |
| ADD | A, A | $; 2 \times A$ |
| ADD $A, r e g ~$ | $; 3 \times A$ |  |

3. Multiply accumulator by 4 .

| ADD A, $A$ | $; 2 \times 1$ |
| :--- | :--- |
| $A D D$ | $A, A$ |

We can easily extend cases 1,2 , and 3 to multiplication by other small integers.
4. Multiply register by 2 .

```
SLA reg
```

5. Multiply register by 4.
```
SLA reg ;MLILTIPLY BY 2
SLA reg ;AND THEN BY 2 AGAIN
```

Since SLA is a 2-byte instruction, it eventually becomes faster to move the data to the accumulator and use the 1-byte instruction ADD A, A.
6. Multiply register pair HL by 2.

$$
A D D \quad H L, H L
$$

7. Multiply register pair HL by 3 (using rp for temporary storage).

| LD | rph, H |  |
| :--- | :--- | :--- |
| LD | rpl,L |  |
| ADD | $H L, H L$ | $; 2 \times \mathrm{HL}$ |
| ADD | $\mathrm{HL}, \mathrm{rp}$ | $; 3 \times \mathrm{HL}$ |

Note that you cannot use EX DE, HL here, since it changes HL.
8. Multiply an index register by 2.

ADD $x y, x y$
9. Multiply memory locations ADDR and ADDR+1 (MSB in ADDR+1) by 2.

| LD | HL, ADDR |  |
| :--- | :--- | :--- |
| SLA | (HL) | ; SHIFT LSB LEFT LOGICALLY |
| INC HL |  |  |
| RL (HL) | ;THEN ROTATE MSB TO FICK UP CARRY |  |

or

| LD$x y, A D D R$  <br> SLA $(x y+0)$ <br> RL. $(x y+1)$$\quad$;SHIFT LSB LEFT LOGIC:ALLY |  |
| :--- | :--- |
|  | ;THEN ROTATE MSB TO PICK UP CARRY |

Note that you must rotate the more significant byte to pick up the Carry produced by shifting the less significant byte.

## Division Instructions

1. Divide accumulator by 2 unsigned.
```
SRL A ;DIVIDE BY 2, CLEARING SIGN
```

2. Divide accumulator by 4 unsigned.

SRL A ;DIVIDE BY 2, CLEARING SIGN
SRL A ; THEN BY 2 AGAIN
or
RRA ;ROTATE A RIGHT TWICE
RRA
AND 00111111B ;THEN CLEAR 2 MSB'S
Since SRL is a 2-byte instruction, it eventually becomes faster to use the 1-byte instruction RRA and clear the more significant bits explicitly at the end.
3. Divide accumulator by 2 signed.

SRA A
; DIVIDE BY 2, EXTENIING SIGN
4. Divide memory locations ADDR and ADDR +1 (MSB in ADDR+1) by 2 unsigned.

| LD | $X Y, A D R$ |  |
| :--- | :--- | :--- |
| SRL | $(X Y+1)$ | ;SHIFT MSB RIGHT LOGICALLY |
| RR | $(X Y+O)$ | ;THEN ROTATE LSB RIGHT |

Rotating the less significant byte picks up the Carry from the more significant byte.
5. Divide memory locations ADDR and ADDR +1 (MSB in ADDR+1) by 2 signed.

| LD | $X Y$, ALR |  |
| :--- | :--- | :--- |
| SRA | $(X Y+1)$ | ;SHIFT MSB RIGHT ARI THMETICALLY |
| RR | $(X Y+O)$ | ;THEN ROTATE LSB RIGHT |

6. Divide register pair by 2 unsigned.
```
SRL rph ;SHIFT MSB RIGHT LOGICALLY
RR rpl ;THEN ROTATE LSB RIGHT
```

7. Divide register pair by 2 signed.
```
SRA rph ;SHIFT MSB RIGHT ARITHMETICALLY
RR rpl ;THEN ROTATE LSB RIGHT
```


## Comparison Instructions

1. Compare VALUE with accumulator bit by bit, setting each bit position that is different.

XOR VALUE
Remember, the EXCLUSIVE OR of two bits is 1 if and only if the two bits are different.
2. Compare register with accumulator bit by bit, setting each bit position that is different.

XOR reg
3. Compare register pairs (rp and HL). Set Carry if rp is larger (unsigned) than HL and clear Carry otherwise.

```
AND A ;CLEAR CARRY
SBC HL,rP
; CLEAR CARRY
```

This sequence changes HL.
4. Compare register pair HL with 16-bit number VAL16.

```
LD rp,-VAL16 ;FORM HL - VAL16 BY ADDING
ADD HL,rP
```

or

```
AND A ;CLEAR CARRY
LD rp,VAL16
SBC HL,rP
```

Carry is an inverted borrow after the first alternative and a true borrow after the second. Both sequences change HL and rp.
5. Compare index register with 16-bit number VAL16. Clear Carry if VAL16 is greater than index register and set Carry otherwise.

```
LD rp,-VAL16 ;FORM INDEX REGISTER - VAL1G
ADD xy,rp
```

Carry is an inverted borrow here, since we are subtracting by adding the two's complement.
6. Compare register pair with memory locations ADDR and ADDR +1 (MSB in ADDR+1).

| AND | $A$ |
| :--- | :--- |
| LD | rp, (ADDR) |
| SBC | $H L, r p$ |

; CLEAR CARRY ; SUBTRAC:T REGISTER PAIR
SBC HL,rp
Carry is a true borrow.
7. Compare index register with memory locations ADDR and ADDR+1 (MSB in ADDR +1 ).

| PUSH xy | ; MOVE INDEX REGISTER TO HL |
| :--- | :--- |
| POP HL |  |
| AND A | ;CLEAR CARRY |
| LD $\quad$ rP, (ADDR) | ;FQRM INDEX REGISTER - OTHER OPERAND |
| SBC HL,rp |  |

The Z80 has no SBC xy instruction.
8. Compare stack pointer with the 16-bit number VAL16.

| LD | HL, O | ; MOVE STACK POINTER TO HL |
| :---: | :---: | :---: |
| ADD | HL, SP |  |
| LD | rp,-VAL16 |  |
| ADD | HL, re |  |

Carry is an inverted borrow.
9. Compare stack pointer with memory locations ADDR and ADDR+1 (MSB in ADDR +1 ).

| LD | HL, O | ;MOVE STACK POINTER TO HL |
| :--- | :--- | :--- |
| ADD | $H L, S P$ |  |
| LD | rP, (ADDR) |  |
| AND |  |  |
| SBC | HL,rP | ;CLEAR CARRY |
|  | ;FORM SP - MEMORY |  |

Carry is a true borrow.

## Two's Complement (Negate) Instructions

1. Negate register.

| SUB | A | ;FORM O - REG |
| :--- | :--- | :--- |
| SUB reg |  |  |
| LD reg, |  |  |

or

```
LD A,reg
NEG
LD reg,A
```

2. Negate memory location ADDR.
```
SUE A
LD HL,ADDR
```

```
SUB (HL) ;FORM O - (MEMORY)
LD (HL),A
```

or

| LD | $H L, A D D R$ |
| :--- | :--- |
| LD | $A,(H L)$ |
| NEG |  |
| LD | (HL), $A$ |$\quad$;FORM - (ALIDR)

3. Negate register pair.

| LD | A,rph |
| :--- | :--- |
| CFL | ;16-BIT ONE'S COMPLEMENT |
| LD | rph,A |
| LD |  |
| CFL |  |
| LD |  |
| INCl |  |
| rpl $A$ | ;ADD 1 FOR TWO'S COMPLEMENT |

or

| LD | $H L, O$ | ;FORM O- (RP) |
| :--- | :--- | :--- |
| AND | A |  |
| SBC | $H L, r P$ | ;CLEAR CARRY |

The second sequence leaves the negative in HL; it can then be moved easily to another register pair.
4. Negate memory locations ADDR and ADDR+1 (MSB in ADDR+1).

| LD | $H L, O$ | ;FORM O- (MEMORY) |
| :--- | :--- | :--- |
| LD | rP, (ADDR) |  |
| AND | A |  |
| SBC | HL,rp |  |
| LD | (ADDR),HL |  |

5. Nine's complement accumulator (that is, replace (A) with 99-(A)).
```
LD reg,A
LD A,99H
suB reg
```

No DAA is necessary, since $99-(A)$ is always a valid $B C D$ number if the accumulator originally contained a valid BCD number.
6. Ten's complement accumulator (that is, replace (A) with $100-(A)$ ).
NEG ; FORM O - ACCUMULATOR

## Extend Instructions

1. Extend accumulator to a 16 -bit unsigned number in a register pair.
```
LD rpl,A
LD rph,o
;8-BIT MOVE
;EXTEND 8 BITS TO 16 BITS
```

This procedure allows you to use the value in the accumulator as an index. ADD HL or ADD xy will then add the index to the base.
2. Extend accumulator to a 16-bit signed number in a register pair.

| LD | rpl, A | ; B-BIT MOVE |
| :--- | :--- | :--- |
| ADD | A,A | ;MOVE SIGN BIT TO CARRY |
| SBC: | A.A | ;SUBTRACT SIGN BIT FROM ZERO |
| LD | rph, A | ;EXTEND 8 BITS TO 16 BITS SIGNED |

SBC A,A produces 00 if Carry is 0 and $\mathrm{FF}_{16}$ if Carry is 1 . It thus extends Carry across the entire accumulator.
3. Extend memory location ADDR to a 16-bit signed number in memory locations ADDR (LSB) and ADDR+1 (MSB).

| LD | HL, ADDR | ;FETCH NUMEER |
| :--- | :--- | :--- |
| LD | A, (HL) |  |
| ADD A,A |  |  |
| SBC | A.A | ;MOVE SIGN TO CARRY |
| INC | HL | ;FORM SIGN BYTE (OO OR FF) |
| LD | (HL),A | ;STORE SIGN BYTE |

4. Extend bit 0 of accumulator across entire accumulator; that is, $(A)=00$ if bit $0=$ 0 and $\mathrm{FF}_{16}$ if bit $0=1$.
```
RRA ;MOVE BIT O TO CARFY
SBC A.A ;FORM O-BIT O
```

5. Sign function. Replace the value in the accumulator by 00 if it is positive and by $\mathrm{FF}_{16}$ if it is negative.

| ADD | A, A |
| :--- | :--- |
| SBC: | A.A MOVE SIGN BIT TO CARRY |

## LOGICAL INSTRUCTIONS

This group includes logical AND, logical OR, logical EXCLUSIVE OR, logical NOT (complement), shift, rotate, and test instructions. Also included are arithmetic instructions (such as adding the accumulator to itself) that perform logical functions.

## Logical AND Instructions

1. Clear bits of accumulator.

AND MASK
; CLEAR BITS BY MASKING
MASK has 0's in the bit positions to be cleared and 1's in the positions to be left unchanged. For example:

```
AND 11011011B ;CLEAR BITS 2 AND 5
```

Remember, logically ANDing a bit with 1 does not affect its value. Since RES can clear only one bit at a time, the following sequence would be needed to produce an equivalent result:

```
RES 2,A ;CLEAR BIT 2
RES 5,A ;AND THEN CLEAR BIT 5
```

2. Bit test-set the flags as if accumulator had been logically ANDed with a register or memory location, but do not change the accumulator.

| LD | reg, A | ;SAVE ACCLIMLILATOR |
| :--- | :--- | :--- |
| LD | HL, ADDR |  |
| AND | (HL) | ;PERFORM LOGICAL AND |
| LD | A, reg | ;RESTORE ACCUMULATOR |

LD does not affect any flags.
3. Test bits of accumulator. Set the Zero flag to 1 if all the tested bits are 0 and to 0 otherwise.

```
AND MASK ;TEST BITS BY MASKING
```

MASK has l's in the positions to be tested and 0's elsewhere. The Zero flag is set to 1 if all the tested bit positions are 0 , and to 0 otherwise. Since the BIT instruction can test only one bit position at a time, AND MASK is equivalent to a sequence of BIT instructions and conditional jumps. For example:

```
AND 010000010B ;TEST BITS 1 AND 6 FOR ZERO
```

is equivalent to the sequence

4. Logical AND immediate with flags (condition codes). Logically AND a byte of immediate data with the Flag register, clearing those flags that are logically ANDed with 0's.

| PUSH AF | ;MOVE AF TO A REGISTER PAIR |
| :--- | :--- |
| PQP rP |  |
| LD A,MASK | ;CLEAR FLAGS |
| AND rpl |  |
| LD rpl,A |  |
| PUSH rp |  |
| POP AF | RESTORE AF WITH FLAGS CLEARED |

This sequence changes a register pair (BC, DE, or HL).

## Logical OR Instructions

1. Set bits of accumulator.

OR MASK ; SET BITS BY MASKING
MASK has 1's in the bit positions to be set and 0's elsewhere. For example:
OR 0001001OB ;SET BITS 1 AND 4
Remember, logically ORing a bit with 0 does not affect its value. Since SET can set only one bit at a time, we would need the following sequence to produce the same result:

| SET $1, A$ | ;SET BIT 1 |
| :--- | :--- | :--- |
| SET $4, A$ | ;AND THEN SET BIT 4 |

2. Test a register pair for 0 . Set the Zero flag if both halves of a register pair are 0 .

| LD A,rph |  |
| :--- | :--- |
| OR | rpl |$\quad$;TEST REGISTER FAIR FOR ZERO

The Zero flag is set if and only if both halves of register pair rp are 0 . The accumulator and the other flags are also changed.
3. Logical OR immediate with flags (condition codes). Logically OR a byte of immediate data with the flag register, setting those flags that are logically ORed with 1's.

| LD A,MASK | ;SET FLAGS |
| :--- | :--- |
| OR rpl |  |
| LD rpl,A |  |
| PUSH rP |  |
| POP AF |  |

This sequence changes a register pair (BC, DE, or HL).

## Logical EXCLUSIVE OR Instructions

1. Complement bits of accumulator.

XOR MASK:
;COMPLEMENT BITS BY MASKING
MASK has 1's in the bit positions to be complemented and 0's in the positions that are to be left unchanged. For example:

XOR $11000000 \mathrm{~B} \quad$;COMPLEMENT BITS 6 AND 7
Remember, logically EXCLUSIVE ORing a bit with 0 leaves it unchanged.
2. Complement accumulator, setting flags.

XOR 11111111 B ; INVERT AND SET FLAGS
Logically EXCLUSIVE ORing with all 1's inverts all the bits. This instruction differs from CPL only in that it affects the flags, whereas CPL does not.
3. Compare register with accumulator bit by bit, setting each bit position that is different.

```
XOR reg ;BIT BY BIT COMPARISON
```

The EXCLUSIVE OR function is the same as a "not equal" function. Note that the Sign flag is 1 if the two operands have different values in bit 7 .
4. Add register to accumulator logically (that is, without any carries between bit positions).

```
XOR reg ;LOGICAL ADDITION
```

The EXCLUSIVE OR function is also the same as a bit-by-bit sum with no carries. Logical sums are often used to form checksums and error-detecting or error-correcting codes.

## Logical NOT Instructions

1. Complement accumulator, setting flags.

XOR 11111111B ; INVERT AND SET FLAGS
Logically EXCLUSIVE ORing with all l's inverts all the bits. This instruction differs from CPL only in that it affects the flags, whereas CPL does not.
2. Complement bits of accumulator.

XOR MASK ; COMPLEMENT BIT BY MASKING
MASK has l's in the bit positions to be complemented and 0's in the positions that are to be left unchanged. For example:

XOR 01010001B ;COMPLEMENT BITS 0, 4, AND 6
Remember, logically EXCLUSIVE ORing a bit with 0 leaves it unchanged.
3. Complement memory location ADDR.

| LD | HL, ADDR |  |
| :--- | :--- | :--- |
| LD | A, (HL) | ;OBTAIN IATA |
| CPL |  | ;COMPLEMENT |
| LD | (HL), A | ;RESTORE RESLILT |

CPL applies only to the accumulator.
4. Complement bit 0 of a register.

```
INC reg
```

or
DEC reg

Either instruction may, of course, affect the other bits in the register. The final value of bit 0 will surely be 0 if it was originally 1 and if it was originally 0 .
5. Complement bit 0 of a memory location.

$$
\begin{aligned}
& \text { LD } \\
& \text { INL, ADDR } \\
& \text { (HL) }
\end{aligned}
$$

or

$$
\begin{array}{ll}
\mathrm{LD} & \mathrm{HL}, \text { ADDR } \\
\mathrm{DEC} & (\mathrm{HL})
\end{array}
$$

6. Complement digit of accumulator.

- Less significant digit

XOR OOOO1111B ;COMPLEMENT LESS SIGNIFICANT DIGIT

- More significant digit

XOR 11110000 B ;COMPLEMENT MORE SIGNIFICANT DIGIT
These procedures are useful if the accumulator contains a decimal digit in negative logic, such as the input from a typical ten-position rotary or thumbwheel switch.
7. Complement a register pair.

| LD | $H L, O F F F F H$ | ;SET HL TO ALL ONES |
| :--- | :--- | :--- |
| AND | A | ;CLEAR CARRY |
| SBC. | HL,rP | ;SUBTRACT REGISTER PAIR FROM ALL ONES |

The result ends up in HL.

## Shift Instructions

1. Shift accumulator left logically.

ADD A,A ;SHIFT A LEFT LOGICALLY
Adding the accumulator to itself is equivalent to a logical left shift.
2. Shift register pair HL left logically.
adD HL,HL ; SHIFT HL LEFT LOGICALLY
3. Shift index register left logically.

ADD $x y$, $x y$ SHIFT IX OR IY LEFT LOGICALLY
4. Shift register pair right logically.

| SRL | rph | ;SHIFT MSB RIGHT LQGICALLY |
| :--- | :--- | :--- |
| $R R$ | rpl | AND THEN ROTATE LSB RIGHT |

The key point here is that the less significant byte must be rotated to pick up the Carry from the logical shifting of the more significant byte.
5. Shift register pair right arithmetically.

```
SRA rph ;SHIFT MSB RIGHT ARITHMETICALLY
RR rpl ; AND THEN ROTATE LSB RIGHT
```

The rotation of the less significant byte is the same as in the logical shift.
6. Shift memory locations ADDR and ADDR+1 (MSB in ADDR+1) left logically.

| LD | HL, ADDR |  |
| :--- | :--- | :--- |
| SLA | (HL) | ;SHIFT LSB LEFT LOGICALLY |
| INC | $H L$ |  |
| RL | (HL) | ;AND THEN ROTATE MSE LEFT |

or

| LD | $x y$, ADDR |  |
| :--- | :--- | :--- |
| SLA | $(x y+0)$ | ;SHIFT LSE LEFT LOGICALLY |
| RL | $(x y+1)$ | ;AND THEN ROTATE MSE LEFT |

To produce a 16 -bit left shift, you must shift the less significant byte first and then rotate the more significant byte.
7. Shift memory locations ADDR and ADDR+1 (MSB in ADDR+1) right logically.

| LD | HL, ADDR+1 |  |
| :--- | :--- | :--- |
| SRL | (HL) | ;SHIFT MSB RIGHT LOGICALLY |
| DEC | HL |  |
| RR | (HL) | ;AND THEN ROTATE LSB RIGHT |

or

| LD | $x y$, ADDR |  |
| :--- | :--- | :--- |
| SRL | $(x y+1)$ | ;SHIFT MSB RIGHT LOGICALLY |
| RR | $(x y+0)$ | ;AND THEN ROTATE LSB RIGHT |

8. Digit swap accumulator. That is, exchange the four least significant bits with the four most significant bits.
RLCA
RLCA
RLCA
RLCA
or

9. Normalize accumulator. That is, shift the accumulator left until its most significant bit is 1 . Do not shift at all if the accumulator contains 0 .

10. Normalize register pair HL. That is, shift the 16-bit number left until its most significant bit is 1 . Do not shift the number at all if it is 0 .


ADD HL affects the Carry but not the Sign or Zero flag.

## Rotate Instructions

1. Rotate register pair right.

| RRC | rpl | ;COPY BIT O FOR ROTATION |
| :--- | :--- | :--- |
| RL | rpl | ;CARRY $=$ BIT O |
| RR | rph | ;ROTATE MSB WITH BIT O |
| RR | rpl | ;THEN ROTATE LSB RIGHT |

The RRC rpl instruction places bit 0 both in bit 7 and in the Carry flag; RL rpl then restores the register but leaves the original bit 0 in the Carry.
2. Rotate register pair left.

| RLC | rph | ;COPY BIT 15 FOR ROTATION |
| :--- | :--- | :--- |
| RR | rph | ;CARRY = BIT 15 |
| RL | rpl | ;ROTATE LSB WITH BIT 15 |
| RL | rph | ;THEN ROTATE MSB LEFT |

RLC rph places bit 7 of the more significant byte both in bit 0 and in the Carry. RR rph then restores the register but leaves the original bit 7 (bit 15 of the 16-bit register pair) in the Carry.
3. Rotate accumulator left through Carry, setting flags.

ADC. $A, A$;ROTATE LEFT AND SET FLAGS
This instruction is the same as RLA, except that it affects all the flags whereas RLA affects only the Carry.
4. Rotate register pair right through Carry.

```
RR rph ;ROTATE MSB RIGHT WITH CARRY
RR rpl ; THEN ROTATE LSB RIGHT WITH CARRY
```

5. Rotate register pair left through Carry.
```
RL rpl ; ROTATE LSB LEFT WITH CARRY
RL rph ;ROTATE MSB LEFT WITH EARRY
```

6. Rotate memory locations ADDR and ADDR+1 (MSB in ADDR +1 ) right 1 bit position through Carry.

| LD | HL, ADDR +1 |  |
| :--- | :--- | :--- |
| RR | $(H L)$ | ; ROTATE MSB RIGHT WITH CARFY |
| DEC. | HL |  |
| RR | (HL) | ; THEN ROTATE LSB RIGHT WITH CARRY |

or

| LD | $x y, A D D R$ |  |
| :--- | :--- | :--- |
| RR | $(x y+1)$ | ;ROTATE MSB RIGHT WITH CARRY |
| RR | $(x y+0)$ | ;THEN ROTATE LSB RIGHT WITH CARRY |

7. Rotate memory locations ADDR and ADDR+1 (MSB in ADDR+1) left one bit position through Carry.

| LD | HL, ADDR |  |
| :--- | :--- | :--- |
| RL | $(H L)$ | ;ROTATE LSB LEFT WITH CARRY |
| INC | $H L$ |  |
| RL | $(H L)$ | ; THEN ROTATE MSB LEFT WITH CARRY |

or

| LD | $x y, A D D R$ |  |
| :--- | :--- | :--- |
| RL | $(x y+0)$ | ;ROTATE LSB LEFT WITH CARRY |
| RL | $(x y+1)$ | ;THEN ROTATE MSB LEFT WITH CARRY |

## Test Instructions

1. Test accumulator. Set flags according to the value in the accumulator without changing that value.

AND A ;TEST ACCUMLLATOR
or
OR A ;TEST ACCUMULATOR
Both alternatives clear the Carry.
2. Test register. Set flags according to the value in a register without changing that value.

| INC | reg $\quad$;TEST REGISTER |
| :--- | :--- |
| DEC | reg |

This sequence does not affect the Carry or the accumulator.
3. Test memory location. Set flags according to the value in memory location ADDR without changing that value.

| LD | HL, ADDR |
| :--- | :--- |
| INC | (HL) |
| DEC | (HL) |

This sequence does not affect the Carry or the accumulator.
4. Test register pair. Set the Zero flag according to the value in a register pair without changing that value.

| LD A,rph |  |
| :--- | :--- |
| OR | rpl |

This sequence changes the accumulator and the other flags.
5. Test index register. Set the Zero flag according to the value in an index register without changing that value.

| PUSH xy | ;MOVE INDEX REG TO REGISTER PAIR |
| :--- | :--- |
| POF rp |  |
| LD A,rph | ;TEST REGISTER PAIR |
| OR rpl |  |

This sequence changes a register pair, the accumulator, and the other flags.
6. Test a pair of memory locations. Set the Zero flag according to the contents of memory locations ADDR and ADDR +1 .

```
LD HL, (ADDR) ;TEST A MEMORY WORD
LD A,H
OFL
```

This sequence changes HL, the accumulator, and the other flags.
7. Test bits of accumulator. Set the Zero flag if all the tested bits are 0 's and clear the Zero flag otherwise.

```
AND MASK ;TEST BITS BY MASKING
```

MASK has l's in the bit positions to be tested and 0's elsewhere. The Zero flag is set to 1 if all the tested bits are 0 's and to 0 otherwise. For example:

```
AND 10000001B ;TEST BITS 0 AND 7
```

The Zero flag is set to 1 if bits 0 and 7 of the accumulator are both zero, and to 0 otherwise. The BIT instruction, on the other hand, can only handle one bit at a time; for example:

```
BIT 7,A
;TEST BIT 7
```

To duplicate the AND instruction, we would need the sequence

|  | BIT | 7,A | TEST BIT 7 |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  | UR |  |  |  |
|  | BIT, DONE | TEST | EEXIT IF IT IS 1 |  |
| DONE: | NOP |  | TEST BIT 0 |  |
|  |  |  |  |  |

8. Compare register with accumulator bit by bit. Set each bit position that is different to 1 .

XOR reg ;BIT-BY-BIT COMPARISON
The EXCLUSIVE OR function is the same as a "not equal" function.
9. Bit test. Set flags as if the accumulator had been logically ANDed with a memory location, but do not change the accumulator.

| LD | reg, A | ;SAVE ACCUMULATOR |
| :--- | :--- | :--- |
| LD | HL, ADDR |  |
| AND | (HL) | ;PERFORM LOGICAL AND |
| LD | A, reg | ;RESTORE ACCUMLILATOR |

## DATA TRANSFER INSTRUCTIONS

In this group, we consider load, store, move, exchange, input, output, clear, and set instructions. We also include arithmetic instructions (such as subtracting the accumulator from itself) that move a specific value or the contents of another register to the accumulator or other destination without changing any data.

## Load Instructions

1. Load register direct.

$$
\begin{array}{ll}
\text { LD } & A,(A D D R) \\
\text { LD } & r e g, A
\end{array}
$$

or

$$
\begin{array}{ll}
\text { LD } & \text { HL, ADDIR } \\
\text { LD } & r e g,(H L)
\end{array}
$$

The first alternative uses the accumulator, while the second alternative uses register pair HL.
2. Load register indirect.

- From address in HL

```
LD reg,(HL)
```

- From address in BC or DE

LD $A,(r p)$
LD reg,A
Note that only the accumulator can be loaded indirectly via BC or DE.

- From address in an index register

LD reg, $(x y+0)$
3. Load flag register with the 8 -bit number VALUE.

| LD | rpl, VALUE |
| :--- | :--- |
| PUSH $r p$ | ;PUT VALUE IN LSB OF REGISTER PAIR |
| POP AF | MOVE TO FLAGS THROUGH STACK |

The limitation of pushing and popping register pairs causes some unnecessary operations.
4. Load interrupt vector register with the 8-bit number VALUE.

```
ld a,value
LD I,A
```

5. Load refresh register with the 8 -bit number VALUE.
```
LD A,VALUE
LD R,A
```

6. Load flag register direct from memory location ADDR.
```
LD HL,(ADDR) ;LOAD L FROM ADDR
PUSH HL ;HL TO STACK, L ON TOP
POP AF ;HL TO AF WITH L TO FLAGS
```

This procedure allows a user to initialize the flag register for debugging or testing purposes. Note that it changes the accumulator and the less significant byte of a register pair.
7. Load interrupt vector register direct from memory location ADDR.
LD $A,(A D D R)$
LD
I, $A$
8. Load refresh register direct from memory location ADDR.

```
LD A,(ADDR)
LD R,A
```


## 96 <br> Z80 ASSEMBLY LANGUAGE SUBROUTINES

9. Load register pair HL indirect from address in HL.

| LD | A, (HL) | ;LOAD LSB |
| :--- | :--- | :--- |
| INC | $H L$ |  |
| LD | $H,(H L)$ | [LOAD MSB |
| LD | L, A |  |

10. Load register pair (BC or DE) indirect from address in HL.

| LD | rpl, (HL) | ;LOAD LSB |
| :--- | :--- | :--- |
| INC | $H L$ |  |
| LD | rph, (HL) | ;LOAD MSB |
| DEC | $H L$ | ;RESTORE HL TO ORIGINAL VALUE |

11. Load alternate processor status $\left(\mathrm{AF}^{\prime}\right)$ from stack.

| POF | $A F$ |
| :--- | :--- |
| EX | $A F, A F$ |

12. Load memory locations PTR and PTR+1 (MSB in PTR+1) with ADDR.

| LD | HL,ADDR | ;GET INDIRECT ADDRESS |
| :--- | :--- | :--- |
| LD | (PTR),HL | ;STORE INDIRECT ADDRESS IN MEMORY |

## Store Instructions

1. Store register direct.

| LD A,reg |  |
| :---: | :---: |
| LD | (ADDR), $A$ |

or

| LD | HL, ADDR |
| :--- | :--- |
| LD | (HL), reg |

The first alternative uses the accumulator, whereas the second uses register pair HL.
2. Store register indirect.

- At address in HL


## LD (HL), reg

- At address in DE or BC

| LD | A,reg |
| :---: | :---: |
| LD | $(r p), A$ |

Only the accumulator can be stored at the address in BC or DE.

- At address in an index register

```
LD (xy+0),reg
```

3. Store flag register direct.

| PUSH AF | ;F TO TOP OF STACK |
| :--- | :--- |
| POP HL | ;F TO L |
| LD (ADDR), HL | ;F TO ADDR, DESTROY ADIDR +1 |

or

| PUSH AF | ;F TO TOP OF STACK |
| :--- | :--- |
| POP HL | ;F TO $L$ |
| LD A,L | ;F TO A |
| STA ADDR | ; TO ADDR |

4. Store interrupt vector register direct.

| $\operatorname{LD}$ | A, I |
| :--- | :--- |
| LD | (ADDR),$A$ |

5. Store refresh register direct.

LD A,R
LD (ADDR),A
6. Store register pair (BC or DE) indirect at address in HL.

| LD | (HL), rPl | ;STORE LSB |
| :--- | :--- | :--- |
| INC | $H L$ |  |
| LD | (HL),rPh | ;STORE MSB |
| DEC | $H L$ | ;RETURN HL TO ORIGINAL VALUE |

The register pair is stored in memory in the usual upside-down fashion.
7. Store alternate processor status $\left(\mathrm{AF}^{\prime}\right)$ in stack.

EX AF,AF-
PUSH AF

## Move Instructions

1. Transfer accumulator to flag register.
```
LD rpl,A
PUSH rp
POF AF
```

The flag register is the less significant byte of register pair AF. This sequence also changes the accumulator and the less significant byte of a register pair (i.e., $\mathrm{C}, \mathrm{E}$, or L ).
2. Transfer flag register to accumulator.
PUSH AF
POP rp
MOV A,rpl

This sequence changes register pair rp.
3. Move register pair 1 to register pair 2.

$$
\begin{array}{ll}
\text { LD } & \text { rp21,rp11 } \\
\text { LD }
\end{array}
$$

This sequence transfers the contents of register pair rp1 to rp2 without changing rp1. Remember, EX DE,HL exchanges register pairs DE and HL specifically.
4. Move stack pointer to HL.

```
LD HL,O
ADD HL,SP
```

5. Move stack pointer to an index register.
```
LD xy,o
ADD xy,SP
```

6. Move index register to register pair.
```
PUSH xy
POP rp
```

7. Move register pair to index register.
```
PUSH rp
POF xy
```

8. Move index register IX to index register IY.
```
PUSH IX
POP IY
```

9. Move index register IY to index register IX.
```
PUSH IY
POP IX
```

10. Move HL to program counter.

$$
J P \quad(H L)
$$

11. Move index register to program counter.

$$
\text { JP } \quad(x y)
$$

12. Move memory locations ADDR and ADDR+1 (MSB in ADDR+1) to the program counter (an indirect jump).
```
LD HL, (ADDR)
JP (HL)
```

13. Move multiple (fill). Place the accumulator in successive memory locations starting at the address in register pair HL. The number of bytes to be filled (one or more) is in register $B$.

| FILBYT: | LD | (HL), A |
| :--- | :--- | :--- |
|  | INC HL | FILL A MEMORY LOCATION |
|  | DUNZ FILBYT | ;POINT TO NEXT LOCATION |
|  | ;COUNT BYTES |  |

This routine can initialize an array or buffer. If more than 256 bytes are to be filled, the repeated block move instructions become handy. The approach is to fill the first byte from the accumulator and then use a repeated block move to fill the succeeding bytes. The destination pointer is always one byte ahead of the source pointer, so the data being moved is always the same.

| LD (HL),A | ;FILL THE FIRST BYTE MANUALLY |
| :--- | :--- |
| LD | D,H |
| LD | E,L |

## Exchange Instructions

1. Exchange registers using the accumulator.
```
LD A,reg1
LD reg1,reg2
LD reg2,A
```

2. Exchange register pairs.

- DE with HL
EX DE,HL
- BC with HL

| PUSH RC | ;BC TO TOP OF STACK |
| :--- | :--- |
| EX HL, (SP) | ;BC TO HL, HL TO TOF OF STACK |
| POP BC | $; H L$ TO BC |

EX HL,(SP) exchanges HL with the top of the stack.

- general, rp1 with rp2

```
PUSH rp1 ;PUTT RP1, RP2 IN STACK
PUSH rp2
POP rp1
POP rp2
```

3. Exchange stack pointer with HL.

| EX | DE, HL | ; HL | T0 | DE |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LD | HL, O | ; SP | TO | HL |  |
| ADD | HL, SP |  |  |  |  |
| EX | DE, HL | ; SP | T0 | DE, | RESTORE |
| LII | SP,HL | ; HL | T0 | SP |  |
| EX | DE, HL | ; SP | TO | HL |  |

This procedure can be used to differentiate between the user stack and the operating system or monitor stack.
4. Exchange index register with register pair.

| PUSH | xy | ; Save index reg, reg pair in stack |
| :---: | :---: | :---: |
| PUSH | rp |  |
| POP | $x y$ | ; EXCHANGE BY POPPING IN WRONG ORDER |
| POF | rp |  |

5. Exchange index registers.

| PUSH IX | ;SAVE BOTH INDEX REGISTERS IN STACK |
| :--- | :--- |
| PUSH IY | PEXCHANGE BY POPFING IN WRONG ORDER |
| POP IX |  |

## Clear Instructions

1. Clear the accumulator.
sub $A$
or
XOR A
or
LD A,O
The third alternative executes more slowly and occupies more memory than the other two, but does not affect the flags.
2. Clear a register.

LD reg,o
3. Clear memory location ADDR.

Sub A
LD (ADDR), A
or
LD HL,ADDR
LD (HL), O
The second alternative executes more slowly than the first, but does not affect the accumulator or the flags. Of course, it does use register pair HL.
4. Clear a register pair.

```
LD rp,o
```

5. Clear memory locations ADDR and ADDR+1.

| LD | HL, O |
| :--- | :--- |
| LD | (ADDR), HL |

HL is faster to use here than DE or BC .
6. Clear Carry flag.

ANLI A
or
OR A
Any other logical instruction (except CPL) will also clear the Carry, but these two are particularly useful because they do not change the accumulator. Remember, ANDing or ORing a bit with itself does not affect its value. To clear Carry without affecting any other flags, use the sequence

```
SCF ;FIRST SET CARRY FLAG
CCF ;THEN CLEAR CARRY BY COMPLEMENTING
```

7. Clear bits of accumulator.
```
AND MASK ;CLEAR BITS BY MASKING
```

MASK has 0's in the bit positions to be cleared and l's in the positions that are to be left unchanged. For example:

AND 10111110B ;CLEAR BITS 0 AND 6
RES can clear only one bit at a time.

## Set Instructions

1. Set the accumulator to $\mathrm{FF}_{16}$ (all 1's in binary).

$$
\text { LD } \quad A, O F F H
$$

or
SUB A
DEC A
2. Set register to $\mathrm{FF}_{16}$.

LD reg, OFFH
3. Set memory location ADDR to $\mathrm{FF}_{16}$.

LD A, OFFH
LD (ADDR), A
or
LD HL, ADDR
LD (HL), OFFH
4. Set bits of accumulator.

OR MASK ;SET BITS BY MASKING
MASK has 1's in the bit positions to be set and 0's elsewhere. For example:
OR 10110000B ;SET EITS 4, 5, AND 7
The SET instruction can set only one bit at a time.

## BRANCH (JUMP) INSTRUCTIONS

## Unconditional Branch Instructions

1. Jump indirect.

- To address in HL

JP (HL)

- To address at the top of the stack

RET
Note that RET is just an ordinary indirect jump that obtains its destination from the
top of the stack. RET can be used for purposes other than returning from a subroutine.

- To address in DE

| EX | $\mathrm{DE}, \mathrm{HL}$ |
| :--- | :--- |
| JP | $(\mathrm{HL})$ |

- To address in BC

| LD | $H, B$ |
| :---: | :---: |
| LD | L, $C$ |
| JP | (HL) |

or
PUSH BC RET

The second alternative is much slower than the first (21 cycles as compared to 12 cycles), but does not change HL.

- To address in an index register

$$
\text { JP } \quad(x y)
$$

- To address in memory locations ADDR and ADDR+1
LD HL,ADDR
JP (HL)
; FETCH INDIRECT ADDRESS ; AND BRANCH TO IT

2. Jump indexed, assuming that the base of the address table is in register pair HL and the index is in the accumulator.

| ADD | A, A | ; DOUBLE INDEX FOR 2-byte entries |
| :---: | :---: | :---: |
| LD | E, A | ; EXTEND INDEX TO 16 BITS |
| LD | D, 0 |  |
| ADD | HL, DE | ; CALCULATE ADDRESS OF ELEMENT |
| LD | E, (HL) | ; FETCH ELEMENT FROM ADDRESS TABLE |
| INC: | HL |  |
| LD | D, (HL) |  |
| EX | DE, HL | ; AND JUMMP TO IT |
| JP | (HL) |  |

We have assumed that the address table (jump table) consists of as many as 128 2-byte entries, stored in the usual Z80 format with the less significant byte at the lowe1 address. A typical table would be

| JTAB: | DW | ROUTO | ;ADDRESS ENTRY |
| :--- | :--- | :--- | :--- |
|  | DW | ROUT1 1 | ;ADDRESS ENTRY 1 |
|  | DW | ROUT2 | ;ADDRESS ENTRY 2 |

3. Jump and link; that is, transfer control to address DEST, saving the current program counter in register pair HL.

## 104280 ASSEMBLY LANGUAGE SUBROUTINES

HERE:

| LD | HL, HERE |
| :--- | :--- |
| JP | DEST |

; LOAD H AND L WITH LINK ; TRANSFER CONTROL

This procedure can provide a subroutine capability that does not use the stack. The subroutine can return control by adjusting the link and executing JP (HL). For example, to return control to the instruction immediately following JP DEST, the subroutine would have to add 3 to HL (since JP DEST occupies 3 bytes). Of course, the link could also be changed to HERE+3.

## Conditional Branch Instructions

1. Branch if 0 .

- Branch if accumulator contains 0

| AND | A |
| :--- | :--- |
| JR |  |
| Z, DEST |  |

- Branch if a register contains 0

| INC | reg | ; TEST REGISTER |
| :--- | :--- | :--- |
| DEC | reg |  |
| JR | $\mathrm{Z}, \mathrm{DEST}$ |  |

- Branch if memory location ADDR contains 0

| LD | HL, ADDR |
| :--- | :--- |
| INC | (HL) |
| DEC | (HL) |
| JR | Z, DEST |

or

| LD | A, (ADDR) $\quad$; TEST MEMORY LOCATION |
| :--- | :--- |
| AND | A |
| $\mathbb{Z}$ | $Z$, DEST |

- Branch if a register pair contains 0

| LD | A,rph |
| :--- | :--- | :--- |
| OR | rPl |
| JR | Z, DEST |

- Branch if an index register contains 0

| PUSH $x y$ | ;MOVE INDEX REGISTER TO REGISTER PAIR |  |
| :--- | :--- | :--- |
| POP | rp |  |
| LD | A,rph | ;TEST REGISTER PAIR |
| OR | rpl |  |
| JR $\mathrm{Z}, \mathrm{DEST}$ |  |  |

- Branch if memory locations ADDR and ADDR+1 both contain 0

| LD | $H L$, (ADDR $)$ | ;TEST A 16 -BIT NUMBER IN MEMORY |
| :--- | :--- | :--- |
| LD | $A, H$ |  |
| $O R$ | $L$ |  |
| $J R$ | $Z, D E S T$ |  |

- Branch if a bit of a register is 0

```
BIT N,reg ;TEST BIT N OF REGISTER
JR Z,DEST
```

Special cases are

- Branch if bit 7 of the accumulator is 0

```
AND A ;TEST BIT 7 OF ACCUMULATOR
IP P,DEST
```

or

```
RLA ;MOVE BIT 7 TO CARRY
UR NC,DEST
```

The second alternative allows relative jumps, but it also changes the accumulator.

- Branch if bit 6 of the accumulator is 0

| ADD A,A | ; SET SIGN FROM BIT 6 |  |
| :--- | :--- | :--- |
| JP | P, DEST | ;THEN TEST SIGN FLAG |

- Branch if bit 0 of the accumulator is 0

```
RRA ;MOVE BIT O TO CARRY
JR NC,DEST ;AND TEST CARRY
```

- Branch if a bit of a memory location is 0

| LD | HL, ADDR |
| :--- | :--- |
| BIT | $N,(H L)$ |
| JR | $Z, D E S T$ |

; TEST BIT N OF MEMORY LOCATION ADDR

- Branch if interrupts are disabled (that is, if interrupt flip-flop IFF2 is 0)

```
LD A,I ;MOVE IFF2 TO P/V FLAG
JP PO,DEST
```

The instruction LD A,I and LD A,R both move interrupt enable flip-flop IFF2 to the Parity/Overflow flag. This sequence can be used to save the current interrupt status before executing a routine that must run with interrupts disabled. That status can then be restored afterward.
2. Branch if not 0 .

- Branch if accumulator does not contain 0

| AND | A | ; TEST ACCLUMULATOR |
| :---: | :---: | :---: |
| JR | NZ, DEST |  |

- Branch if a register does not contain 0

| INC | reg | ;TEST REGISTER |
| :--- | :--- | :--- |
| DEC | reg |  |
| $J R$ | $N Z$, DEST |  |

- Branch if memory location ADDR does not contain 0

```
LD HL,ADDR ;TEST MEMORY LOCATION
INC (HL)
DEC (HL)
IR NZ,DEST
```

or

| LD | A, (ADDR) |  |
| :--- | :--- | :--- |
| AND | $A$ | ; TEST MEMORY LOCATION |
| JR | N, DEST |  |

- Branch if register pair does not contain 0

| LD | A,rph | ;TEST REGISTER PAIR |
| :--- | :--- | :--- |
| OR | rpl |  |
| JR | NZ, DEST |  |

- Branch if index register does not contain 0

| Push | $x y$ | ; transfer index register to reg pair |
| :---: | :---: | :---: |
| POP | $r \mathrm{P}$ |  |
| LD | A,rph | ; TEST REGISTER PAIR |
| OR | rpl |  |
| JR | NZ, DEST |  |

- Branch if memory locations ADDR and ADDR+1 do not both contain 0
LD HL, (ADDR)
; TEST 16-BIT NUMBER IN MEMORY
LD A,H
OR L
JR NZ,DEST
- Branch if a bit of a register is 1

```
BIT N,reg
JR NZ,DEST
```

Special cases are

- Branch if bit 7 of the accumulator is 1

| AND A |  |
| :--- | :--- |
| JP , DEST | ;TEST BIT 7 OF ACCUMLLLATOR |

or

```
RLA
JR C,DEST
```

The second alternative allows relative jumps, but it also changes the accumulator.

- Branch if bit 6 of the accumulator is 1

```
ADD A,A ;SET SIGN FROM BIT 6
IP M,DEST ;THEN TEST SIGN FLAG
```

- Branch if bit 0 of the accumulator is 1

```
RRA ;MOVE BIT O TO CARRY
UR C,DEST ;THEN TEST CARRY
```

- Branch if a bit of a memory location is 1

```
LD HL,ADDR
JR NZ,DEST
```

BIT $N$, (HL) ;TEST BIT $N$ OF MEMORY LOCATION ADDR

- Branch if interrupts are enabled (that is, if interrupt flip-flop IFF2 is 1)

| LD | A, I |
| :--- | :--- | :--- |
| IP | PE, DEST |$\quad$;MOVE IFF2 TO P/V FLAG

The instructions LD A,I and LD A,R both move interrupt enable flip-flop IFF2 to the Parity/Overflow flag. This sequence can be used to save the current interrupt status before executing a routine that must run with interrupts disabled. That status can be restored afterward.
3. Branch if Equal.

- Branch if $(\mathrm{A})=$ VALUE

```
CP VALUE ;COMPARE BY SUBTRACTING
JR Z,DEST
```

The following special cases apply to any register or to a memory location addressed using HL or through indexing.

- Branch if (reg) $=1$

| DEC | reg | ;CHECK BY DECREMENTING |
| :--- | :--- | :--- |
| IR | Z,DEST | ;AND TESTING RESULT FOR ZERO |

This procedure can be applied to any primary register, to the memory location addressed through HL, or to memory locations addressed via indexing.

- Branch if (reg) $=\mathrm{FF}_{16}$

| INC | reg | ;CHECK BY INCREMENTING |
| :--- | :--- | :--- |
| UR $\mathrm{Z}, \mathrm{DEST}$ | ;AND TESTING RESULT FOR ZERO |  |

This procedure can be applied to any primary register, to the memory location addressed through HL, or to memory locations addressed via indexing.

- Branch if $(\mathrm{A})=(\mathrm{reg})$

```
CP reg ;COMPARE BY SUBTRACTING
JR Z,DEST
```

- Branch if $(A)=(A D D R)$

| LD | HL,ADDR |
| :--- | :--- |
| CP | (HL) |
| IR | $Z, D E S T$ |$\quad$ COMPARE BY SUBTRACTING

- Branch if (rp) = VAL16

| LD | $H L, V A L 16$ |  |
| :--- | :--- | :--- |
| AND | $A$ |  |
| SBC | $H L, r P$ |  |
| UR | $Z, D E S T$ |  |

Carry must be cleared, since the Z80 lacks a 16-bit subtract instruction without Carry. Note that the two's complement of VAL16 cannot be added using ADD HL, since that instruction does not affect the Zero flag.

- Branch if $(\mathrm{HL})=(\mathrm{rp})$

```
AND A
;CLEAR CARRY
SRC HL,rp
JR Z,DEST
```

Note: Do not use either of the next two sequences to test for stack overflow or underflow, since intervening operations could change the stack pointer by more than 1 .

- Branch if (SP) = VAL16

| LD | $H L, V A L 16$ |  |
| :--- | :--- | :--- |
| AND | $A$ |  |
| SBC | $H L, S P$ | ;CLEAR CARRY |
| JR | $Z, D E S T$ |  |

- Branch if $(\mathrm{SP})=(\mathrm{HL})$

| AND | A | ;CLEAR CARRY |
| :--- | :--- | :--- |
| SBC | $H L, S P$ |  |
| JR | $Z, D E S T$ |  |

- Branch if ( xy ) = VAL16

| PUSH $x y$ | ;MOVE INDEX REGISTER TO REGISTER PAIR |
| :--- | :--- |
| POF |  |
| LD | HL,VALI 6 |$\quad$;THEN COMPARE REGISTER PAIR, VALI 6

ADD xy cannot be used to add the two's complement of VAL16, since ADD xy does not affect the Zero flag.
4. Branch if Not Equal.

- Branch if $(\mathrm{A}) \neq$ VALUE

| CP | VALUE |  |
| :--- | :--- | :--- |
| $J R$ | $N Z, D E S T$ | COMPARE BY SUBTRAC:TING |

The following special cases apply to any register or to a memory location addressed using HL or through indexing.

- Branch if $(\mathrm{reg}) \neq 1$

```
DEC. reg ;CHECK BY DECREMENTING
UR NZ,DEST ;AND TESTING RESIILT FOR ZERO
```

- Branch if (reg) $\neq \mathrm{FF}_{16}$

| INC | reg | ;CHECK BY INCREMENTING |
| :--- | :--- | :--- |
| JR | NZ, DEST | ;AND TESTING RESULT FOR ZERO |

- Branch if $(\mathrm{A}) \neq(\mathrm{reg})$

| CP | reg |
| :--- | :--- |
| IR | $\mathrm{NZ}, \mathrm{DEST}$ |$\quad$;COMPARE BY SUBTRACTING

- Branch if $(A) \neq(A D D R)$
$\begin{array}{lll}C P & \text { reg } \\ I R & N Z, D E S T & \text {;COMPARE BY SUBTRACTING }\end{array}$

```
LD HL,ADLR ;COMPARE BY SUETRACTING
```

LD HL,ADLR ;COMPARE BY SUETRACTING
CP (HL)
CP (HL)
JR NZ,DEST

```
JR NZ,DEST
```

- Branch if $(\mathrm{rp}) \neq$ VAL16

```
LD HL,VAL16
AND A ;CLEAR CARRY
SBC HL,rp
UR NZ,DEST
```

- Branch if $(\mathrm{HL}) \neq(\mathrm{rp})$

| AND | A | ; CLEAR CARRY |
| :--- | :--- | :--- |
| SBC | HL,rp |  |
| IR | NZ, DEST |  |

Note: You should not use either of the next two sequences to test for stack overflow or underflow, since intervening operations could change the stack pointer by more than 1.

- Branch if (SP) $\neq$ VAL16

```
LD HL,VAL16
AND A ;CLEAR CARRY
SBC HL,SP
JR NZ,DEST
```

- Branch if (SP) $\neq(\mathrm{HL})$

```
AND A
;CLEAR CARRY
SBC HL,SP
JR NZ,DEST
```

- Branch if $(x y) \neq$ VAL16

110

| LD | $H L, V A L 16$ | ;THEN COMPARE REGISTER PAIR AND VAL 16 |
| :--- | :--- | :--- |
| AND $A$ | ;CLEAR CARRY |  |
| SBC | $H L, r P$ |  |
| IR $N Z, D E S T$ |  |  |

ADD xy cannot be used to add the two's complement of VAL16, since ADD xy does not affect the Zero flag.
5. Branch if Positive.

- Branch if contents of accumulator are positive

```
AND A ;TEST ACCLIMULATOR
IP F,DEST
```

- Branch if contents of a register are positive

| INC | reg | ;TEST REGISTER |
| :--- | :--- | :--- |
| DEC | reg |  |
| IP | P, DEST |  |

- Branch if contents of memory location ADDR are positive

| LD | HL, ADDR | ;TEST MEMORY LOCATION |
| :--- | :--- | :--- |
| INC | (HL) |  |
| DEC | (HL) |  |
| IP | P, DEST |  |

or
LD A, (ADDR $)$
AND A
IP TEST MEMORY LOCATION
P, DEST

- Branch if contents of a register pair are positive

```
INC rph ;TEST MORE SIGNIFICANT BYTE ONLY
DEC rph
IP P,DEST
```

- Branch if contents of index register are positive

| PUSH $x y$ | ;TRANSFER INDEX REGISTER TO AF |
| :--- | :--- |
| POF AF |  |
| AND A |  |
| $J P$ PDEST | TTEST MORE SIGNIFICANT BYTE ONLY |

- Branch if 16-bit number in memory locations ADDR and ADDR+1 (MSB in ADDR +1 ) is positive

```
LD A,(ADDR+1) ;TEST MORE SIGNIFICANT BYTE ONLY
AND A
JP P,DEST
```

or

| LD | HL,ADDR +1 |
| :--- | :--- | :--- |
| BIT | 7, (HL) |
| JR | Z, DEST |

6. Branch if Negative.

- Branch if contents of accumulator are negative

| AND | $A$ |
| :--- | :--- |
| IP | MEST TEST ACCLIMLILATOR |

- Branch if contents of a register are negative

| INC | reg | ;TEST PRIMARY REGISTER |
| :--- | :--- | :--- |
| DEC | reg |  |
| JP | M, DEST |  |

- Branch if contents of memory location ADDR are negative

| LD | HL, ADDR |  |
| :--- | :--- | :--- |
| INC. | (HL) | ;TEST MEMORY LOCATION |
| DEC | (HL) |  |
| IP | M, DEST |  |

or
LD A, (ADDR) ; TEST MEMORY LOCATION
AND A
IP M,DEST

- Branch if contents of a register pair are negative

| INC | rph |
| :--- | :--- |
| DEC | rph |
| IP | M,DEST |

- Branch if contents of an index register are negative

| PUSH $x y$ | ;MOVE INDEX REGISTER TO AF |
| :--- | :--- |
| POF AF |  |
| AND A | ;TEST MORE SIGNIFICANT BYTE ONLY |
| IP M, DEST |  |

- Branch if 16-bit number in memory locations ADDR and ADDR+1 (MSB in ADDR+1) is negative

| LD | A, (ADDR +1$) \quad$;TEST MORE SIGNIFICANT BYTE ONLY |
| :--- | :--- |
| AND A |  |
| JP M, DEST |  |

or

| LD | HL, ADDR +1 |  |
| :--- | :--- | :--- |
| BIT | $7,(H L)$ | ; TEST SIGN BIT OF MSB |
| $\operatorname{lR}$ | NZ, DEST |  |

7. Signed Branches.

These sequences must allow for two's complement overflow. After a comparison, the setting of the Parity/Overflow flag indicates that overflow occurred. The branches are JP PE (Branch on Overflow) and JP PO (Branch on No Overflow). The idea then is to force a branch if the specified condition holds and overflow did not occur (a true positive), or if the condition does not hold but overflow did occur (a false negative). The operand in the initial comparison (indicated as oper) could be a data byte, a register, (HL), or an indexed address.

- Branch if accumulator is greater than other operand (signed)


This sequence forces a branch if the result is greater than 0 and overflow did not occur, or if the result is less than 0 but overflow did occur.

- Branch if accumulator is greater than or equal to other operand (signed)

|  | CP | oper | ; PERFORM COMPARISON |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | IP | PE, CHRVS | ; BRANCH | IF | OVERFLOW | OCCURRED |  |
|  | JP | P, DEST | ; BRANC.H | IF | NO QVERFL |  | PQSITIVE |
|  | JR | DONE |  |  |  |  |  |
| CHRVS: | JP | M, DEST | ; BRANCH | IF | OVERFLOW, |  | gative |
| DONE: | NOP |  |  |  |  |  |  |

This sequence forces a branch if the result is greater than or equal to 0 and overflow did not occur, or if the result is less than 0 but overflow did occur.

- Branch if accumulator is less than other operand (signed)

|  | CP | OPER | ;PERFORM COMPARISON |
| :--- | :--- | :--- | :--- |
|  | IP | PE,CHRVS | ;BRANCH IF OVERFLOW OC:LIRRED |
|  | IP | M,DEST | ;BRANCH IF NO OVERFLOW, NEGATIVE |
|  | IR | DONE |  |
| CHRVS: | IP | P,DEST | ;BRANCH IF OVERFLOW, POSITIVE |

This sequence forces a branch if the result is less than 0 and overflow did not occur, or if the result is greater than or equal to 0 and overflow did occur.

- Branch if accumulator is less than or equal to other operand (signed)

|  | CP | Oper | ;PERFORM COMPARISON |
| :--- | :--- | :--- | :--- |
|  | JP | PE,CHRVS | ;BRANCH IF OVERFLOW OCCLIRRED |
|  | IP | M, DEST | ;BRANCH IF NO OVERFLOW, NEGATIVE |
|  | IR | Z,DEST | ;BRANCH IF NO OVERFLOW, ZERO |
| CHRVS: |  |  |  |
|  | JR | DONE |  |

```
DONE: NOP
```

This sequence forces a branch if the result is less than or equal to 0 and overflow did not occur, or if the result is greater than 0 and overflow did occur.
8. Branch if Higher (Unsigned).

Branch if the operands being compared are not equal and the comparison does not require a borrow. The special problem here is avoiding a branch when the operands are equal

- Branch if $(\mathrm{A})>$ VALUE (unsigned)

```
CP VALUE ;COMPARE BY SUBTRACTING
IR C,DONE ;NO BRANCH IF BORROW NEELIED
UR NZ,DEST ; BRANCH IF NO BORROW, NOT EQUAL
IONE: NOP
```

Comparing equal numbers clears Carry. An alternative approach is

| CP | VALUE + 1 | ;COMPARE BY SUBTRACTING VALUE + 1 |
| :--- | :--- | :--- |
| IR NC,DEST | ;BRANCH IF NO BORROW NEEDED |  |

- Branch if (A) $>$ (reg) (unsigned)

| CP | reg | ;COMFARE BY SUBTRAE: ING |
| :--- | :--- | :--- |
| IR | $C$, DONE | ;NO BRANCH IF BORROW NEEDED |
| IR | NZ, DEST | ;BRANCH IF NO BORROW, NOT EQUAL |
| NOP |  |  |

or
LD regi,A ;FORM REG - A
LD A,reg
CP regi
IR NC, DEST ;BRANCH IF BORROW NEEDED
or

| INC | reg | ;FORM A - REG - 1 |
| :--- | :--- | :--- |
| CP | reg |  |
| IR | NC, DEST | ;BRANCH IF NO EORROW NEEDED |

In the third alternative, we could replace INC reg with DEC A, thus changing the accumulator instead of the register.

- Branch if $(\mathrm{A})>($ ADDR $)$ (unsigned)

|  | LD | HL, ADLR |  |
| :--- | :--- | :--- | :--- |
|  | CP | (HL) | ;COMPARE BY SUBTRACTING |
|  | IR | C, DONE | ;NO BRANCH IF BORROW NEEDED |
| DONE: | IR | NZ, DEST | ;BRANCH IF NO BORROW, NOT EQUAL |

or

| LD | reg, $A$ | ;FORM (ADDR) - A |
| :--- | :--- | :--- |
| LD | A, (ADDR) |  |
| $C P$ | reg |  |
| IR | C, DEST | ;BRANCH IF BORROW NEELED |

- Branch if (HL) > (rp) (unsigned)

```
SCF ;SET CARRY FLAG
SBC HL,rP
UR NC,DEST ;BRANCH IF NO BORROW NEEDED
```

- Branch if (HL) $>$ VAL16 (unsigned)

| LD | rp,-VAL16-1 | ;FORM HL - VAL16 - 1 |
| :--- | :--- | :--- |
| ADD | HL,rr | (BR |
| JR | C, DEST | ;BRANCH IF NO BORROW NEEDED |

Carry is an inverted borrow here, since we are subtracting by adding the two's complement.

- Branch if (SP) $>$ (HL) (unsigned)

```
AND A
; CLEAR CARRY FLAG
SBC HL,SP
UR C,DEST
```

- Branch if (SP) $>$ VAL16 (unsigned)

```
LD HL,-VAL16-1 ;FORM SP - VAL1G-1
ADD HL,SP
IR C,DEST ; BRANCH IF NO EORROW GENERATED
```

- Branch if (xy) $>$ VAL16 (unsigned)

| LD | rp,-VAL $16-1$ | ;FORM $X Y-V A L 16-1$ |
| :--- | :--- | :--- |
| ADD | $x y, r p$ | ;BRANCH IF NO BORROW GENERATED |

- Branch if $(\mathrm{xy})>(\mathrm{HL})$ (unsigned)

| PUSH $x y$ | ;MOVE INDEX REGISTER TO REGISTER PAIR |
| :--- | :--- |
| POF $r P$ |  |
| AND A | ;CLEAR CARRY FLAG |
| SBC HL,rP |  |
| UR C,DEST |  |

9. Branch if Not Higher (Unsigned).

Branch if the operands being compared are equal or the comparison requires a borrow. The special problem here is forcing a branch if the operands are equal.

- Branch if $(\mathrm{A}) \leq$ VALUE (unsigned)

| CP | VALUE | ;COMPARE BY SUBTRAETING |
| :--- | :--- | :--- |
| JR | $C, D E S T$ | ;BRANCH IF BORROW NEELIED |
| IR | $Z$,DEST | ; OR IF EQUAL |

or

```
CP VALUE+1 ;COMFARE EY SUBTRACTING VALLUE+1
UR C,DEST ;BRANCH IF BORROW NEEDED
```

- Branch if $(\mathrm{A}) \leq($ reg $)$ (unsigned)

| CP | reg | ;COMFARE BY SUBTRACTING |
| :--- | :--- | :--- |
| JR | C.,DEST | ;BRANCH IF BORROW NEEDED |
| JR | $Z, D E S T$ | ; OR IF EQUAL |

or
LD regi,A
; FORM REG - A
LD A,reg
CP reg1
IR NC, DEST ;BRANCH IF NO EORROW NEEDED
or

| INC: | reg | ;FORM A - REG - 1 |
| :--- | :--- | :--- |
| CP | reg | ;BRANC:H IF BORROW NEEDED |
| IR | C., DEST |  |

In the third alternative, we could replace INC reg with DEC A, thus changing the accumulator instead of the register.

- Branch if $(\mathrm{A}) \leq($ ADDR $)$ (unsigned)

| LD | HL, ADDR |  |
| :--- | :--- | :--- |
| CF | (HL) | ;COMFARE BY SUETRACTING |
| IR | C, DEST | ;BRANCH IF BORFOW NEEDED |
| IR | $Z$, DEST | ; OR IF EQLIAL |

or

```
LD reg,A ;FORM (ADDR) - A
LD (ADNR),A
CP reg
IR NC,DEST ; BRANCH IF NO BORROW NEEDED
```

- Branch if $(\mathrm{HL}) \leq(\mathrm{rp})$ (unsigned)

```
SCF ;SET CARRY FLAG
SBC HL,rP ;FORM HL - FP - 1
IR C.,DEST ;BRANCH IF BORROW NEEDED
```

- Branch if $(\mathrm{HL}) \leq$ VAL16 (unsigned)

| LD | rp, -VAL $16-1$ |
| :--- | :--- |
| ADD | $H L, r p$ |
| IR | NC, DEST |

```
;FORM HL - VAL1E-1
; BRANCH IF BORROW NEEDED
```

- Branch if $(\mathrm{SP}) \leq(\mathrm{HL})$ (unsigned)

| AND | A | ;CLEAR CARRY |
| :--- | :--- | :--- |
| SBC | $H L, S P$ | ;FORM HL - SP |
| IR | NC, DEST | ;BRANCH IF NO BORROW NEEDED |

- Branch if $(\mathrm{SP}) \leq$ VAL16 (unsigned)

```
LD HL,-VAL16-1 ;FORM SP - VAL16 - 1
ADD HL,SP
IR NC,DEST ;BRANCH IF EORROW NEEDIED
```

- Branch if (xy) $\leq$ VAL16 (unsigned)

```
LD rp,-VAL1G-1 ;FORM XY - VAL1G - 1
ADD xy,rp
IR NC,DEST ;BRANCH IF BORROW NEEDED
```

- Branch if $(x y) \leq(H L)$ (unsigned)

| PUSH $x y$ | ;MOVE INDEX REGISTER TO REGISTER PAIR |
| :--- | :--- |
| POF |  |
| AND |  |
| SBC | HL, rp |

10. Branch if Lower (Unsigned). Branch if the unsigned comparison requires a borrow.

- Branch if $(\mathrm{A})<$ VALUE (unsigned)

| $C P$ | $V A L U E$ | ;COMPARE BY SUBTRACTING |
| :--- | :--- | :--- |
| UR | C,DEST | ;BRANCH IF BORROW NEEDED |

- Branch if $(\mathrm{A})<$ (reg) (unsigned)

| CP | reg | ;COMFARE BY SUBTRACTING |
| :--- | :--- | :--- |
| UR | C, DEST | ;BRANCH IF BORROW NEEDED |

- Branch if $(\mathrm{A})<($ ADDR $)$ (unsigned)

| LD | HL, ADDR |
| :--- | :--- |
| CP | (HL) |
| UR | C, DEST |

;COMFARE BY SUBTRACTING

- Branch if (HL) < (rp) (unsigned)

```
AND A
SBC HL,rP
IR C,DEST ;BRANCH IF BORROW NEEDIED
```

- Branch if (HL) < VAL16 (unsigned)

| LD | rp,-VAL 16 | ;FORM HL - VAL 16 |
| :--- | :--- | :--- |
| ADD | $H L, r P$ |  |
| IR | NC, DEST | ;BRANCH IF BORROW NEEDED |

- Branch if $(\mathrm{SP})<(\mathrm{HL})$ (unsigned)

```
SCF
SBC
HL,SP
IR NC,DEST ;BRANCH IF NO BORFOW NEEDED
```

- Branch if (SP) $<$ VAL16 (unsigned)

| LD | $H L,-V A L 16$ | ;FORM SF-VAL16 |
| :--- | :--- | :--- |
| ADD | $H L, S P$ |  |
| IR | NC., DEST | ;BRANCH IF NO EORROW NEEDED |

- Branch if (xy) < VAL16 (unsigned)

```
LD rp,-VAL1G ;FORM XY - VAL1G
ADD xy,rp
JR NC,DEST ;BRANCH IF NQ EORFDW NEEDED
```

- Branch if (xy) $<$ (HL) (unsigned)

| PUSH $x y$ | ;MOVE INDEX REGISTER TO REGISTER PAIR |
| :--- | :--- |
| PGF $r P$ | ;FORM HL - XY-1 |
| SCF |  |
| SBC HL,rP | ;BRANCH IF NO BORFOW NEEDED |

11. Branch if Not Lower (Unsigned). Branch if the unsigned comparison does not require a borrow.

- Branch if $(\mathrm{A}) \geq$ VALUE (unsigned)

| CP VALUE | ;COMFARE BY SUBTRACTING |
| :--- | :--- |
| IR NC., DEST | ;BRANCH IF NO BORROW NEEIED |

- Branch if (A) $\geq$ (reg) (unsigned)

| $C \cdot P$ | reg |
| :--- | :--- |
| IR NC., DEST | ;COMPARE BY SUBTRACTING |
| ;BRANC:H IF NO BORROW NEEDED |  |

- Branch if $(\mathrm{A}) \geq$ (ADDR) (unsigned)
$\begin{array}{ll}\text { LD } & H L, A D N R \\ \text { CF } & \text { (HL) }\end{array}$
C.F (HL) ;COMFARE BY SUBTRACTING

IR NC, DEST ;BRANCH IF NO BORROW NEELIED

- Branch if $(\mathrm{HL}) \geq(\mathrm{rp})$ (unsigned)

AND A
SEC: HL,rp
IR NC, DEST
; FORM HL - RP
; BRANCH IF NO BORROW NEEDED

- Branch if (HL) $\geq$ VAL16 (unsigned)

| LD | rP, -VAL 16 | ;FORM HL - VAL 16 |
| :--- | :--- | :--- |
| ADD | $H L, r p$ |  |
| IR | C,DEST | ;BRANCH IF NO BORROW NEEDED |

- Branch if (SP) $\geq$ (HL) (unsigned)

SCF $\quad$ FRORM HL - SP-1
SEC HL,SP
IR C,DEST ;BFANCH IF BORROW NEEDED

- Branch if $(S P) \geq$ VAL16 (unsigned)

| LD | HL, -VAL 16 ; FORM SP - VAL16 |  |
| :--- | :--- | :--- |
| ADD | HL, rP |  |
| IR | C , DEST | ; BRANCH IF NO EORROW NEEDED |

- Branch if (xy) $\geq$ VAL16 (unsigned)

LD re,-VAL16 ; FORM XY - VAL1G
ADD $x y, S P$
JR C, DEST ; BRANCH IF NO EORROW NEEDED

- Branch if ( xy ) $\geq$ (HL) (unsigned)

| Push | xy | ; TRANSFER INDEX REG TO REGISTER PAIR |
| :---: | :---: | :---: |
| POF | rp |  |
| SCF |  | ; FORM HL - XY - 1 |
| SBC | HL, rp |  |
| JR | C., DEST | ; BRANCH IF BORROW NEEDED |

## SKIP INSTRUCTIONS

Skip instructions can be implemented on the Z80 microprocessor by using jump instructions with the proper destination. That destination should be one instruction beyond the one that follows the jump sequentially. The actual number of bytes skipped will vary, since Z80 instructions vary from one to four bytes in length.

## SUBROUTINE CALL INSTRUCTIONS

## Unconditional Call Instructions

An indirect call on the Z80 microprocessor can be implemented by calling a routine that performs an indirect jump. An RET instruction at the end of the subroutine will then transfer control back to the original calling point. The main program performs

CALL TRANS
where subroutine TRANS transfers control to the ultimate destination. Note that TRANS ends with a jump, not with a return. Typical TRANS routines are

- To address in HL

TRANS: JP (HL) ;ENTRY POINT IN HL

- To address in an index register

TRANS: JP (xy) ;ENTRY POINT IN AN INDEX REGISTER

- To address in DE


The second alternative is longer, but leaves HL unchanged.

- To address in memory locations ADDR and ADDR+1


To address at the top of the stack. Here we must exchange the return address with the top of the stack. This can be done in the main program as follows:

| LD | HL, RETPT | ; GET RETURN POINT ADDRESS |
| :--- | :--- | :--- | :--- |
| EX | HL, (SP) | ;PUT RETURN ADDRESS ON STACK |
| IF | (HL) | ;AND JUMP TO OLD TOP OF STACK |

The exchange can allow later resumption of a suspended program or provide a special exit to an error-handling routine.

You can implement indexed calls in the same way as indirect calls. The CALL instruction transfers control to a routine that performs an indexed jump as shown earlier. That routine ends with an ordinary jump instruction (typically JP (HL)) that does not affect the stack. An RET instruction at the end of the actual subroutine will therefore transfer control back to the original calling point.

If the main program executes CALL JMPIND with the index in the accumulator and the starting address of the jump table in register pair HL, the indexed jump routine is

UMPINI:

| ADD | A, A | ; DOUBLE INDEX FOR 2-BYTE ENTRIES |
| :---: | :---: | :---: |
| LD | E, A | ; EXTEND INDEX TO 16 BITS |
| LD | D, 0 |  |
| ADD | HL, DE | ; CALCULATE ADDRESS OF ELEMENT |
| LD | E, (HL) | ; FETCH ELEMENT FROM ADDress table |
| INC: | HL |  |
| LD | D, (HL) |  |
| EX | DE, HL | ; AND JUMP TO IT |
| UP | ( HL ) |  |

One problem with indexed and indirect calls is that the transfer routines may interfere with the subroutines. For example, the indexed jump routine JMPIND changes the accumulator, register pair DE, register pair HL, and the flags. Thus, none
of these registers can be used to pass parameters to the subroutine. The programmer must always remember that the intermediate transfer routines are interposed between the main program and the actual subroutine. A similar interposition occurs when operating system routines transfer control from one task to another or from a main program to an I/O driver or an interrupt service routine.

## Conditional Call Instructions

Conditional calls can be implemented on the Z80 by using the sequences shown for conditional branches. The only change is that jumps to the actual destination must be replaced with calls (for example, replace JR NZ,DEST with CALL NZ,DEST or JP P,DEST with CALL P,DEST).

## SUBROUTINE RETURN INSTRUCTIONS

## Unconditional Return Instructions

The RET instruction returns control automatically to the address saved at the top of the stack. If the return address is saved elsewhere (for example, in a register pair or in two fixed memory locations) you can transfer control to it by performing an indirect jump.

## Conditional Return Instructions

Conditional returns can be implemented on the Z80 microprocessor by using the sequences shown earlier for conditional branches. The only change is that you must replace jumps to the actual destination with RETs (for example, replace JR NC, DEST with RET NC or JP M,DEST with RET M).

## Return with Skip Instructions

- Return control to the address at the top of the stack after it has been incremented by an offset NEXT. This sequence lets you transfer control past parameters, data, and other non-executable items.

| POP | DE | ; GET RETURN ADIRESS |
| :---: | :---: | :---: |
| LD | HL, NEXT | ; OFFSET TO NEXT EXECUTABLE INSTRUCTION |
| ADD | HL, DE |  |
| JP | (HL) | ; AND RE |

- Change the return address to RETPT. Assume that the return address is currently stored at the top of the stack.

```
LD HL,RETPT ;CHANGE RETURN ADDRESS TO RETPT
EX HL,(SF)
```

EX HL,(SP) exchanges HL with the top of the stack. This procedure allows you to force a special exit to an error routine or other exception-handling program without changing the logic of the subroutine or losing track of the original return address.

## Return from Interrupt Instructions

If the initial portion of the interrupt service routine saves all the primary registers and the index registers with the sequence

| PUSH AF | ;SAVE PRIMARY REGISTERS |
| :--- | :--- |
| PUSH EC |  |
| PUSH DE |  |
| PUSH HL |  |
| PUSH IX |  |
| PUSH IY |  |

a standard return sequence is

| POF | IY | ;RESTORE INDEX REGISTERS |
| :--- | :--- | :--- |
| POF | IX |  |
| POF | HL | ;RESTURE PRIMARY REGISTERS |
| FOF | LE |  |
| POF |  |  |
| POC | AF |  |
| EI |  |  |
| RETI |  |  |

The order of restoration is the opposite of the order in which the registers were saved. The instruction EI must come immediately before RETI to avoid unnecessary stacking of return addresses.

## MISCELLANEOUS INSTRUCTIONS

In this category, we include no operations, push, pop, halt, wait, trap (break or software interrupt), decimal adjust, enabling and disabling of interrupts, translation (table lookup), and other instructions that do not fall into any of the earlier categories.

1. No Operation Instructions.

Like NOP itself, any LD instruction with the same source and destination register does nothing except advance the program counter. These additional no-ops are

| $L D$ | $A, A$ |
| :--- | :--- |
| $L D$ | $E, E$ |
| $L D$ | $C, C$ |
| $L D$ | $D, D$ |
| $L D$ | $E, E$ |
| $L D$ | $H, H$ |
| $L D$ | $L, L$ |

2. Push Instructions.

- Push a single register (A, B, D, or H )

| PUSH rp | ;PUSH THE REGISTER PAIR |
| :--- | :--- |
| INC SP | ;BUT DROP THE LESS SIGNIFICANT HALF |

The register pair could be AF. Programmers generally prefer to combine byte-length operands or simply waste a byte of the stack rather than attempt to push a single byte.

- Push memory location ADDR

| LD A, (ADDR) | ; OBTAIN. IATA FROM MEMGRY |
| :--- | :--- |
| PUSH AF | ; FUSH DATA, FLAGG |
| INC SF | ;THEN DROP THE FLAGS |

ADDR could be an external priority or control register (or a copy of an external register).

- Push memory locations ADDR and ADDR+1

```
LD HL,(ADDR) ;PUSH A PAIR OF MEMORY LOCATIONS
PUSH HL
```

- Push the interrupt flip-flop IFF2
LD A, I
FUSH AF

This sequence allows you to save the interrupt status in the Parity/Overflow flag(bit 2 of register F ) for later restoration.
3. Pop (Pull) Instructions.

- Pop a single register ( $\mathrm{A}, \mathrm{B}, \mathrm{D}$, or H ), assuming that it has been saved as shown previously

| DEC: SP | ;BACK UP THE STACK FGINTER |
| :--- | :--- |
| POP rP | ;POF THE REGISTER PAIR |

This sequence changes the less significant half of the register pair unpredictably.

- Pop memory location ADDR, assuming that it has been saved at the top of the stack

| DEC | SP | ;BACK UF THE STACK POINTER |
| :--- | :--- | :--- |
| POF | AF | ;POP ACCUMULATOR AND FLAGS |
| LD | (ADDR),A | ;RESTORE DATA TO MEMORY |

This sequence changes the flags unpredictably. ADDR could be an external priority or control register (or a copy of an external register).

- Pop memory locations ADDR and ADDR +1 , assuming that they were saved as shown previously
POF HL
LD (ADDR), HL

Sometimes you must push and pop key memory locations and other values beside the registers.

- Restore interrupt status, assuming that it has been saved at the top of the stack.

|  | POP | AF | ; OBTAIN PREVIOUS INTERRUPT STATUS |
| :--- | :--- | :--- | :--- |
|  | IF | FE, ENABLE |  |
|  | DI |  | DISABLE INTERRUPTS IF PREVIOLISLY SO |
| ENABLE: | EI |  |  |
| DONE: | NOP |  | ;ENABLE INTERRUPTS IF PREVIOUSLY SO |

The interrupt flip-flop IFF2 is saved in the Parity/Overflow flag; interrupts were previously enabled if that flag is 1 and disabled if it is 0 .

## Wait Instructions

The simplest way to implement a wait on the Z 80 microprocessor is to use an endless loop such as

HERE: JP HERE
The processor will execute JP until it is interrupted and will resume executing it after the interrupt service routine returns control. Of course, regular interrupts must have been enabled (with EI) or the processor will execute the endless loop indefinitely. The non-maskable interrupt can interrupt at any time without being enabled.

## Trap Instructions

The common Z80 traps (also called breaks or software interrupts) are the RST instructions (see the list in Table 1-9). RST $n$ calls the subroutine starting at address $n$. Thus, for example, RST 0 transfers control to memory address 0000 after saving the current program counter in the stack. Similarly, RST 30 H transfers control to memory address $0030_{16}$ after saving the current program counter in the stack. The interrupt system generally uses the RST instructions, but the programmer can dedicate unused ones to common subroutines, error traps, or supervisor entry points. RST then serves as a 1-byte call.

## Adjust Instructions

1. Branch if accumulator does not contain a valid decimal (BCD) number.

2. Decimal increment accumulator (add 1 to A in decimal).
```
ADD A,1 ;ADD 1 IN DECIMAL
IIAA
```

3. Decimal decrement accumulator (subtract 1 from A in decimal).
```
SUB 1 ;SUBTRACT 1 IN DECIMAL
IIAA
```

or

```
ADD A,99H ;SUBTRACT 1 BY ADDING 99
IAA
```

The second alternative is compatible with the 8080 and 8085 processors, where DAA works properly only after addition instructions.

## Enable and Disable Interrupt Instructions

1. Enable interrupts but save previous value of interrupt flip-flop 2 (the interrupt status).

| LD A,I | ;MOVE INTERRUPT FLIP-FLOF TO FIV FLAG |
| :--- | :--- |
| PUSH AF | ;SAVE OLD IFF2 IN STACK |
| EI | ;THEN ENABLE INTERRUPTS |

2. Disable interrupts but save previous value of interrupt flip-flop 2 (the interrupt status).

| LD A, I | ;MOVE INTERRUPT FLIP-FLOF TO F/V FLAG |
| :--- | :--- |
| PUSH AF | ;SAVE OLD IFF2 IN STACK |
| DI | ;THEN DISABLE INTERRUPTS |

3. Restore interrupt status, assuming that it is currently saved in the Parity/ Overflow flag at the top of the stack.

| PQP AF | ; OBTAIN PREVIGUS INTERRUFT STATUS |
| :--- | :--- |
| IP | PE, ENABLE |
| ; WERE INTERRUFTS ENABLED ORIGINALLY? |  |


|  | $\mathrm{nI}$ | DONE | ; NO, THEN DISABLE THEM NOW |
| :---: | :---: | :---: | :---: |
| ENABLE: | EI |  | ; YES, THEN ENAELE THEM NOW |
| DONE: | NOP |  |  |

After LD A,I or LD A,R, JP PE means "branch if interrupts are enabled," while JP PO means "branch if interrupts are disabled."

## Translate Instructions

1. Translate the accumulator into the corresponding entry in a table starting at the address in register pair HL.

| LD | E, A | ; Extend operand to 16-EIT index |
| :---: | :---: | :---: |
| LI | [1, 0 |  |
| ADD | HL, DE | ; Use operand to access taEle |
| LD | A, (HL) | ; REPLACE OPERANI WITH TABLE ENTF |

This procedure can be used to convert data from one code to another.
2. Translate the accumulator into the corresponding 16-bit entry in a table starting at the address in register pair HL. Place the entry in HL.

| EX | DE, HL | ; MOVE STAFTING ADDRESS TO DE |
| :---: | :---: | :---: |
| LD | L, A | ; EXTEND OPERAND TO 16-BIT INDEX |
| LD | H, O |  |
| ADD | HL, HL | ; DOUBLE INDEX FOR 2-EYTE ENTRIES |
| ADD | HL, DE | ; CALCLILATE INDEXED ADDRESS |
| LD | E, (HL) | ; OETAIN ENTFY |
| INC: | HL |  |
| LD | [I, (HL) |  |
| EX | DE, HL | ; MOVE ENTRY TO HL |

Using ADD HL, HL to double the operand allows it to take on any 8-bit value (using ADD A, A would limit us to values below 128).

## Miscellaneous Instructions

1. Allocate space on the stack; decrease the stack pointer to provide NUM empty locations at the top.
```
LD llo,-NLMM ;ADD NUM EMPTY BYTES TO TOP OF STACK
LD SP,HL ;SP = SP - NUM
```

An alternative is a series of DEC SP instructions.
2. Deallocate space from the stack; increase the stack pointer to remove NUM temporary locations from the top.

| $\operatorname{LD}$ | $H L, N L M$ | $;$ DELETE NUM BYTES FROM STACK |
| :--- | :--- | :--- |
| $A D D$ | $H L, S P$ | $; S P=S F+N U M$ |

An alternative is a series of INC SP instructions.

## ADDITIONAL ADDRESSING MODES

- Indirect Addressing. Indirect addressing can be provided on the Z80 processor by loading the indirect address into register pair HL. Then addressing through HL provides the equivalent of true indirect addressing. This is a two-step process that generally requires HL, although BC or DE can be employed to load and store the accumulator. The index registers may also be used, although at the cost of extra execution time and memory. Note that indexed addressing with a 0 offset is simply a slow version of indirect addressing.


## Examples

1. Load the accumulator indirectly from the address in memory locations ADDR and ADDR+ 1 .

| LD | $H L,(A D D R)$ | ;FETCH INDIRECT ADDRESS |
| :--- | :--- | :--- |
| LD | A, (HL) | ;FETCH IATA INDIRECTLY |

or

| LD $x y,(A D D R)$ | ;FETCH INDIRECT ADDRESS |
| :--- | :--- | :--- |
| LD $A,(x y+0)$ | ;FETCH DATA INDIRECTLY |

2. Store the accumulator indirectly at the address in memory locations ADDR and ADDR+1.

| LD | $H L,(A D D R)$ | ;FETCH INDIRECT ADIDRESS |
| :--- | :--- | :--- |
| LD | HL),A | ;STORE DATA INDIRECTLY |

or

| Ln | $x y,(A D D R)$ | FFETCH INDIRECT ADDRESS |
| :--- | :--- | :--- |
| LD | $(x y+0), A$ | ;STORE DATA INDIRECTLY |

3. Load the accumulator indirectly from the address in register pair HL (that is, from the address stored starting at the address in HL).

| LD | $E,(H L)$ | ;FETCH INDIRECT ADDRESS |
| :--- | :--- | :--- |
| INC | $H L$ |  |
| LD | $B,(H L)$ |  |
| LD | $A,(D E)$ | ;FETCH DATA INDIRECTLY |

4. Load the accumulator indirectly from the address in an index register (that is, from the address stored starting at the address in an index register).

| LD | L, $(x y+0)$ | ;FETCH INDIRECT ADDRESS |
| :--- | :--- | :--- |
| LD | H, $(x y+1)$ |  |
| LD | A, $(H L)$ | ;FETCH DATA INDIFECTLY |

5. Store the accumulator indirectly at the address in register pair HL (that is, at the address stored starting at the address in HL).

| LD | $E,(H L)$ | ;FETCH INDIRECT ADDRESS |
| :--- | :--- | :--- |
| INC: | $H L$ |  |
| LD | $D,(H L)$ |  |
| LD | (DE),A | ;STORE DATA INDIRECTLY |

6. Store the accumulator indirectly at the address in an index register (that is, at the address stored starting at the address in an index register).

| LD | L, $(x y+0)$ | ;FETCH INDIRECT ADIDRESS |
| :--- | :--- | :--- |
| LD | $H,(x y+1)$ | [STORE DATA INDIRECTLY |

7. Jump indirectly to the address in memory locations ADDR and ADDR+1.
$\underset{\text { IP }}{\operatorname{LD}} \underset{(H L)}{ }$ (ADDR)
; FETCH INDIRECT ADDRESS
; AND TRANSFER CONTROL TO IT
or

| LD $x y$, (ADDR) | ;FETCH INDIRECT ADDRESS |
| :--- | :--- |
| UP $(x y)$ | ;AND TRANSFER CONTROL TO IT |

Indirection can be repeated indefinitely to provide multi-level indirect addressing. For example, the following routine uses the indirect address indirectly to load the accumulator:

| LD | $E,(H L)$ | ;FETCH FIRST INDIRECT ADDRESS |
| :--- | :--- | :--- |
| INC | $H L$ |  |
| LD | $\square,(H L)$ |  |
| $E X$ | $I E, H L$ |  |
| LD | $E,(H L)$ | ;USE INDIRECT ADDRESS INDIRECTLY |
| INC: | $H L$ |  |
| LD | $\square,(H L)$ |  |
| LD | $A,(D E)$ | FETCH IIATA INDIRECTLY |

Indirect addresses should be stored in memory in the usual Z80 format-that is, with the less significant byte first (at the lower address).

- Indexed Addressing. Indexed addressing can be provided by using ADD HL to add the base and the index. Obviously, the explicit addition requires extra execution time. The index registers are useful when the index is fixed (as in a data structure) or when HL is already occupied.


## Examples

1. Load the accumulator from an indexed address obtained by adding the accumulator to a fixed base address.

| LD | DE, BASE | ;GET EASE ADDRESS |
| :--- | :--- | :--- |
| LD | L,A | ;EXTEND INDEX TO 16 BITS |
| LD | $H, O$ | ;CALCULATE INDEXED ADDRESS |
| ADD | HL, DE | ;FETCH DATA FROM INDEXED ADDRESS |

2. Load the accumulator from an indexed address obtained by adding the accumulator to memory locations BASE and BASE+1.

| LD | $H L,(B A S E)$ | ;GET BASE ADDRESS |
| :--- | :--- | :--- |
| LD | $E, A$ | ;EXTEND INDEX TO 16 BITS |
| LD | $\mathrm{B}, \mathrm{O}$ |  |
| ADD | $\mathrm{HL}, \mathrm{DE}$ | ;CALCULATE INDEXED ADDRESS |
| LD | $A,(H L)$ | ;FETCH IATA FROM INDEXED ADDRESS |

3. Load the accumulator from an indexed address obtained by adding memory locations INDEX and INDEX +1 to register pair HL.

| LD | DE, (INDEX) | ;GET INDEX FROM MEMGRY |
| :--- | :--- | :--- |
| ADD | $H L, D E$ | ;CALCULATE INDEXED ADDRESS |
| LD | $A,(H L)$ | ;FETCH DATA FROM INDEXED ADDRESS |

4. Jump indexed to a jump instruction in a list. The index is in the accumulator and the base address of the list is in register pair HL.

| LD | $B, A$ | ;MLILTIPLY INDEX TIMES 3 |
| :--- | :--- | :--- |
| ADD | $A, A$ |  |
| ADD | $B, A$ |  |
| LD | $C, A$ | ;EXTEND INDEX TO 16 BITS |
| LD | B, O |  |
| ADD | $H L, B C$ | ;CALCUILATE INDEXED ADDRESS |
| IP | (HL) | AND TRANSFER CONTROL THERE |

The following is a typical list starting at address BASE:

| BASE: | IP | SUBO | ;JUMP TO SUBROUTINE 0 |
| :--- | :--- | :--- | :--- |
|  | UP | SUB1 | ;JUMP TO SUBROUTINE 1 |
|  | IP | SUB2 | ;UUMP TO SUBROUTINE 2 |

Since each JP instruction occupies three bytes, we must multiply the index by 3 before adding it to the base address. If the list is more than 256 bytes long, we can use the following procedure to multiply the index by 3 :

| EX | DE,HL | ;SAVE BASE ADDRESS IN DE |
| :--- | :--- | :--- |
| LD | L,A | ;EXTEND INDEX TO 16 BITS |
| LD | $H, O$ | COFY INDEX INTO BC: |


| LD | $\mathrm{C}, \mathrm{H}$ |  |
| :--- | :--- | :--- |
| ADD | $\mathrm{HL}, \mathrm{HL}$ | ; DQUBLE INDEX |
| ADD | $\mathrm{HL}, \mathrm{BC}$ | ; TRIFLE INDEX |
| ADD | $\mathrm{HL}, \mathrm{DE}$ | ;CALCULATE INDEXED ALIDRESS |
| IP | (HL) | ;AND TRANSFER CONTROL THERE |

- Autopreincrementing. In autopreincrementing, the address register is incremented automatically before it is used. Autopreincrementing can be provided on the Z80 by incrementing a register pair before using it as an address.


## Examples

- Load the accumulator using autopreincrementing on register pair HL.

```
INC HL ;AUTOPREINCREMENT HL
LD A,(HL) ;FETCH DATA
```

- Store the accumulator using autopreincrementing on register pair DE.

| INC | DE | ;AUTOPREINCREMENT DE |
| :--- | :--- | :--- |
| LD | (DE), A | ;STORE DATA |

- Load register pair DE starting at the address two larger than the contents of HL.

| INC. | $H L$ | ;AUITOPREINCREMENT HL BY 2 |
| :--- | :--- | :--- |
| INC | $H L$ |  |
| LD | $E,(H L)$ | ;FETCH LSB |
| INC | $H L$ |  |
| LD | $D,(H L)$ | ;FETCH MSB |

Autoincrementing by 2 is essential in handling arrays of addresses or 16-bit data items.

- Store the accumulator using autopreincrementing on memory locations ADDR and ADDR+1.

| LD | HL, (ADDR) | ; AUTOPREINCREMENT INDIRECT ADDRESS |
| :--- | :--- | :--- |
| INC | HL |  |
| LD | (HL),A | ; STORE DATA |
| LD | (ADDR),HL | ;UPDATE INDIRECT ADDRESS |

Autopreincrementing can be combined with indirection. Here memory locations ADDR and ADDR +1 could point to the last occupied location in a buffer.

- Transfer control to the address stored starting at an address two larger than the contents of memory locations NXTPGM and NXTPGM+1.

| LD | HL, (NXTPGM) | ;GET POINTER |
| :--- | :--- | :--- |
| INC: | $H L$ | ;AUTOPREINCREMENT POINTER |
| INC: | $H L$ |  |
| LD | (NXTPGM), HL | ;UPDATE POINTER |
| LD | E, (HL) | ;FETCH STARTING AIDRESS |
| INC | $H L$ |  |


| LD | D, (HL) |
| :--- | :--- |
| EX | DE, HL |
| $J P$ | $(H L)$ |$\quad ; \quad$ AND TRANSFER CONTROL TO IT

Here NXTPGM and NXTPGM +1 point to the starting address of the routine that the processor has just executed. Initially, NXTPGM and NXTPGM+1 would contain BASE-2, where BASE is the starting address of a table of routines. A typical table would be

| BASE: | DW | ROUTO | ;STARTING ADDRESS FOR ROUTINE 0 |
| :--- | :--- | :--- | :--- |
|  | $\square W$ | ROUT1 | ;STARTING ADDRESS FOR ROUTINE 1 |
|  | DW | ROUT2 | ;STARTING ADDRESS FOR ROUTINE 2 |
|  | $\square W$ | ROUT3 | ;STARTING ADDRESS FOR ROUTINE 3 |

- Autopostincrementing. In autopostincrementing, the address register is incremented after it is used. Autopostincrementing can be provided on the Z 80 by incrementing a register pair after using it as an address. Note that the Z80 autopostincrements the stack pointer when it executes POP and RET.


## Examples

- Load the accumulator using autopostincrementing on register pair HL.

| LD | A, (HL) | ;FETCH DATA |
| :--- | :--- | :--- |
| INC | HL | ;AUTOPOSTINCREMENT HL |

- Store the accumulator using autopostincrementing on register pair DE.

| LD (DE), A | ;STORE DATA |
| :--- | :--- | :--- |
| INC. DE | ;AUTOPOSTINCREMENT DE |

- Load register pair DE starting at the address in HL. Then increment HL by 2.

| LD | E, (HL) | ;FETCH LSB |
| :--- | :--- | :--- |
| INC | $H L$ |  |
| LD | D, (HL) | ;FETCH MSB |
| INC | HL |  |

Autoincrementing by 2 is essential in handling arrays of addresses or 16-bit data items. Note that postincrementing is generally simpler and more natural than preincrementing.

- Store the accumulator using autopostincrementing on memory locations ADDR and ADDR+1.

| LD | HL, (ADDR) | ;FETCH INDIRECT ADDRESS |
| :--- | :--- | :--- |
| LD | (HL), A | ;STORE DATA |
| INC | HL | ;AUTOPOSTINCREMENT INDIRECT ADDRESS |

- Autopostincrementing can be combined with indirection. Here memory locations ADDR and ADDR +1 could point to the next empty location in a buffer.
- Transfer control to the address stored at the address in memory locations NXTPGM and NXTPGM +1 . Then increment those locations by 2.

| LD | $H L,(N X T P G M)$ |  |
| :--- | :--- | :--- |
| LD | $E,(H L)$ | ;FETCH STARTING ADDRESS |
| INC | $H L$ |  |
| LD | $\mathrm{D},(H L)$ |  |
| INC | $H L$ | ; COMPLETE AUITOPOSTINCREMENT |
| LD | (NXTPGM), HL |  |
| EX | DE,HL |  |
| IP | (HL) |  |

Here NXTPGM and NXTPGM+1 point to the starting address of the next routine the processor is to execute. Initially, NXTPGM and NXTPGM+1 would contain BASE, the starting address of a table of routines. A typical table would be

| BASE: | DW | ROUITO | ;STARTING ADDRESS FOR ROUTINE 0 |
| :--- | :--- | :--- | :--- |
|  | DW | ROUIT1 | ;STARTING ADDRESS FOR ROUTINE 1 |
|  | DW | ROUIT2 | ;STARTING ADDRESS FOR ROUTINE 2 |
|  | DW | ROUT3 | ;STARTING ADDRESS FOR ROUTINE 3 |

- Autopredecrementing. In autopredecrementing, the address register is decremented automatically before it is used. Autopredecrementing can be provided on the Z80 processor by decrementing a register pair before using it as an address. Note that the processor autopredecrements the stack pointer when it executes PUSH and CALL.


## Examples

- Load the accumulator using autopredecrementing on register pair HL.

| DEC: | $H L$ | ; AUTOPREDECREMENT HL |
| :--- | :--- | :--- |
| LD | $A,(H L)$ | ;FETCH DATA |

- Store the accumulator using autopredecrementing on register pair DE.

| DEC | DE | ; AUTGPREDECREMENT IE |
| :--- | :--- | :--- |
| LD | (DE), A | ;STORE DATA |

- Load register pair DE starting at the address two smaller than the contents of HL.

| DEC | HL | ;FETCH MSB |
| :--- | :--- | :--- |
| LD | $\mathrm{D},(\mathrm{HL})$ |  |
| DEC | HL | ;FETCH LSB |

Autodecrementing by 2 is essential in handling arrays of addresses or 16-bit data items. Note that predecrementing is generally simpler and more natural than postdecrementing.

- Store the accumulator using autopredecrementing on memory locations ADDR and ADDR+1.

| LD | $H L,(A D D R)$ | ;AUTOPREINCREMENT INDIRECT ADDRESS |
| :--- | :--- | :--- |
| DEC: | $H L$ |  |
| LD | (HL), A | ;STORE DATA |
| LD | (ADDR),HL | ;UPDATE INDIRECT ADDRESS |

Autodecrementing can be combined with indirection. Here memory locations ADDR and ADDR +1 could point to the last occupied location in a stack.

- Transfer control to the address stored at an address two smaller than the contents of memory locations NXTPGM and NXTPGM+1.

```
\begin{tabular}{lll} 
LD & \(H L,(N X T P G M)\) & ;FETCH STARTING ALIDRESS \\
DEC & \(H L\) & \\
LD & \(D,(H L)\) & \\
DEC & \(H L\) & \\
LD & \(E,(H L)\) & \\
LD & \((N X T P G M), H L\) & ;STORE AUITOFREDELREMENTED FOINTER \\
EX & \(D E, H L\) & TRANSFER CONTROL TO START ALIDRESS \\
IP & (HL) &
\end{tabular}
```

Here NXTPGM and NXTPGM+1 point to the starting address of the most recently executed routine in a list. Initially, NXTPGM and NXTPGM+1 would contain FINAL+2, where FINAL is the address of the last entry in a table of routines. A typical table would be


Here we work through the table backward. This approach is useful in evaluating mathematical formulas entered from a keyboard. If, for example, the computer must evaluate the expression
$Z=L N(A \times \operatorname{SIN}(B \times \operatorname{EXP}(C \times Y)))$
it must work backward. That is, the order of operations is

- Calculate C x Y
- Calculate EXP (C x Y)
- Calculate B x EXP(C x Y)
- Calculate SIN (B x EXP(C x Y))
- Calculate A x SIN (B x EXP(C x Y))
- Calculate LN(A x SIN(B x EXP(C x Y))) .

Working backward is convenient when the computer cannot start a task until it has received an entire line or command. It must then work back to the beginning.

- Autopostdecrementing. In autopostdecrementing, the address register is decremented automatically after it is used. Autopostdecrementing can be implemented on the Z 80 by decrementing a register pair after using it as an address.


## Examples

- Load the accumulator using autopostdecrementing on register pair HL.

| LD | A, (HL) | ;FETEH DATA |
| :--- | :--- | :--- |
| DEC | $H L$ | ;AUTOFOSTDECREMENT HL |

- Store the accumulator using autopostdecrementing on register pair DE.

| LD | (DE), $A$ | ; STORE DATA |
| :--- | :--- | :--- |
| $D E C: ~ D E ~$ | AUITOPOSTDECREMENT DE |  |

- Load register pair DE starting at the address in HL. Afterward, decrement HL by 2 .

| INC | $H L$ | ;FETCH MSB |
| :--- | :--- | :--- |
| LD | $\mathrm{I},(H L)$ |  |
| DEC | $H L$ | ;FETCH LSB |
| LD | $E,(H L)$ |  |
| DEC | $H L$ | AUTOPOSTDECREMENT HL BY 2 |
| DEC | $H L$ |  |

Autodecrementing by 2 is essential in handling arrays of addresses or 16 -bit data items.

- Store the accumulator using autopostdecrementing on memory locations ADDR and $\mathrm{ADDR}+1$.

| LD | $H L,(A D D R)$ | ;FETCH INDIRECT ADDRESS |
| :--- | :--- | :--- |
| LD | (HL), A | ;STORE DATA |
| DEC | $H L$ | AUTOPOSTDECREMENT INDIRECT ADDRESS |
| LD | (ADDR),HL |  |

Autopostdecrementing can be combined with indirection. Here memory locations ADDR and ADDR +1 could point to the next empty location in a buffer.

- Transfer control to the address stored at the address in memory locations NXTPGM and NXTPGM +1 . Then decrement those locations by 2.

| LD | $H L,(N X T P G M)$ | ;FETCH POINTER |
| :--- | :--- | :--- |
| INC: | $H L$ | ;FETCH STARTING ADDRESS |
| LD | $D,(H L)$ |  |
| $D E C:$ | $H L$ |  |
| LD | $E,(H L)$ |  |
| DEC | $H L$ |  |
| $D E C$ | $H L$ |  |
| LD | $(N X T P G M), H L$ |  |
| $E X$ | $D E, H L$ | ; IUMP TO STARTING ADDRESS |
| IP | $(H L)$ |  |

Here NXTPGM and NXTPGM+1 point to the starting address of the next routine
the processor is to execute. Initially, NXTPGM and NXTPGM+1 contain FINAL, the address of the last entry in a table of routines. A typical table would be


Here the computer works through the table backward. This approach is useful in interpreting commands entered in the normal left-to-right manner from a keyboard. For example, assume that the operator of a process controller enters the command SET TEMP(POSITION 2) = MEAN(TEMP(POSITION 1), TEMP(POSITION 3)). The controller program must execute the command working right-to-left and starting from inside the inner parentheses as follows:

1. Determine the index corresponding to POSITION 1.
2. Obtain TEMP(POSITION 1) from a table of temperature readings.
3. Determine the index corresponding to POSITION 3.
4. Obtain TEMP(POSITION 3) from a table of temperature readings.
5. Evaluate MEAN(TEMP(POSITION 1), TEMP(POSITION 3)) by executing the MEAN program with the two entries as data.
6. Determine the index corresponding to POSITION 2.
7. Execute the SET function, which presumably involves setting controls and parameters to achieve the desired value of TEMP (POSITION 2).

The operator enters the command working left to right and from outer parentheses to inner parentheses. The computer, on the other hand, must execute it inside out (starting from the inner parentheses) and right to left. Autodecrementing is obviously a handy way to implement this reversal.

- Indirect preindexed addressing (preindexing). In preindexing, the processor must first calculate an indexed address and then use that address indirectly. Since the indexed table must consist of 2-byte indirect addresses, the indexing must involve a multiplication by 2 .


## Examples

- Load the accumulator using preindexing. The base address is in an index register and the index is a constant INDEX.

| LD | $L,(x y+2 x$ INDE $)$ | ; OBTAIN LSE OF ADIDRESS |
| :--- | :--- | :--- |
| LD | $H,(x y+2 x$ INDE +1$)$ | ;OBTAIN MSB OF ADDRESS |
| LD | A, (HL $)$ | ;OBTAIN DATA INDIRECTLY |

Because of the limitations of Z80 indexing, this approach works only when INDEX is a constant.

- Load the accumulator using preindexing. The base address is in register pair HL and the index is in the accumulator.

- Store the accumulator using preindexing. The base address is in memory locations ADDR and ADDR +1 and the index is a constant INDEX.

| LD | $x y,(A D D R)$ | ;OBTAIN BASE ADDRESS |
| :--- | :--- | :--- |
| LD | L, $(x y+2 *$ INDEX $)$ | ;OBTAIN INDIRECT ADDRESS |
| LD | $H,(x y+2 *$ INDEX +1$)$ |  |
| LD | (HL),A | ;STORE DATA INDIRECTLY |

- Store the accumulator using preindexing. The base address is in memory locations ADDR and $\mathrm{ADDR}+1$ and the index is in memory location INDEX.

| LD | HL, (ADDR) | ; FETCH BASE ADDRESS |
| :---: | :---: | :---: |
| LD | B, A | ; SAVE DATA |
| LD | A, (INDEX) | ; FETCH INDEX |
| ADD | A, A | ; DOUBLE INDEX FOR 2-BYTE ENTRIES |
| LD | E, A | ; EXTEND INDEX TO 16 BITS |
| LD | D, 0 |  |
| ADD | HL, DE | ; CALClILATE INDEXED ALIDRESS |
| LD | E, (HL) | ; OBTAIN INDIRECT ADDRESS |
| INC: | HL |  |
| LD | [ $\mathrm{I}, \mathrm{(HL}$ ) |  |
| EX | DE, HL | ; STORE DATA INDIRECTLY |
| LD | (HL), B |  |

- Transfer control (jump) to the address obtained indirectly from the table starting at address JTAB. The index is in the accumulator.

| ADD | A, A | ; DOUBLE INDEX FOR 2-BYTE ENTRIES |
| :---: | :---: | :---: |
| LD | E, A | ; EXTEND INDEX TO 16 BITS |
| LD | D, 0 |  |
| LD | HL, JTAE | ; GET BASE ADDRESS |
| ADD | HL, DE | ; CALCul |
| Ln | E, (HL) | ;OBTAIN INDIRECT ADDRESS |
| INC: | HL |  |
| LD | D, ( HL ) |  |
| EX | DE, HL | ; JUMM TO INDIRECT ADDRESS |
| JP | (HL) |  |

The table starting at address JTAB would appear as follows:

| JTAB: | DW | ROUTO | ; STARTING | ADDRESS | OF | ROUT INE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | nW | ROUT 1 | ; STARTING | ADDRESS | OF | ROUT INE |
|  | DW | ROUT2 | ; STARTING | Admress | OF | ROUTINE |

- Indirect postindexed addressing (postindexing). In postindexing, the processor must first obtain an indirect address and then apply indexing with that address as the base. Thus the indirect address tells the processor where the table or array starts.


## Examples

- Load a register using postindexing. The base address is in memory locations ADDR and ADDR +1 and the index is a constant OFFSET.

```
LD xy,(ADDR) ;OBTAIN BASE ADIDRESS INDIRECTLY
LD reg, (xy+OFFSET); OBTAIN DATA
```

This approach is useful when ADDR and ADDR +1 contain the base address of a data structure and OFFSET is the fixed distance from the base address to a particular data item.

- Load the accumulator using postindexing. The base address is in memory locations ADDR and ADDR +1 and the index is in the accumulator.

| LD | $H L$, (ADDR) | ;OBTAIN BASE ADDRESS INDIRECTLY |
| :--- | :--- | :--- |
| LD | $E, A$ | ;EXTEND INDEX TO 16 BITS |
| LD | D, O |  |
| ADD | $H L, D E$ | ;CALCULATE INDEXED ADDRESS |
| LD | $A,(H L)$ | ;OBTAIN DATA |

- Store a register using postindexing. The base address is in memory locations ADDR and ADDR +1 and the index is a constant OFFSET.

```
LD xy,(ADDR) ;OBTAIN BASE ADDRESS INDIRECTLY
LD (xy+OFFSET),reg;STORE DATA POSTINDEXED
```

- Store the accumulator using postindexing. The base address is in memory locations ADDR and ADDR +1 and the index is in memory location INDEX.

| LD | HL, (ADDR) | ;OBTAIN BASE ADDRESS INDIRECTLY |
| :--- | :--- | :--- |
| LD | B, A | ;SAVE DATA |
| LD | A, (INDEX) | ;OBTAIN INDEX |
| LD | E,A | ;EXTEND INDEX TO 16 BITS |
| LD | D, 0 | ;CALCLLLATE INDEXED ADDRESS |
| ADD | HL,DE | [STORE DATA |

By changing the contents of memory locations ADDR and ADDR +1 , we can make this routine operate on many different arrays.

- Transfer control (jump) to the address obtained by indexing from the base address in memory locations ADDR and ADDR +1 . The index is a constant OFFSET.

| LD | $x y,(A D D R)$ | ;OBTAIN BASE ADDRESS INDIRECTLY |
| :--- | :--- | :--- |
| LD | L, $(x y+0 F F S E T)$ | ;OBTAIN LSB OF DESTINATION |
| LD | H, $(x y+0 F F S E T+1)$ | ;OBTAIN MSB OF DESTINATION |
| UP | (HL) | ; JUMP TO DESTINATION |

This procedure is useful when a data structure contains the starting address of a routine at a fixed offset. The routine could, for example, be a driver for an I/O control block, an error routine for a mathematical function, or a control equation for a process loop.

- Transfer control (jump) to the address obtained by indexing from the base address in memory locations ADDR and ADDR+1. The index is in the accumulator.

| LD | $B, A$ | ;TRIPLE INDEX FOR 3-BYTE ENTRIES |
| :--- | :--- | :--- |
| $A D D$ | $A, A$ |  |
| $A D D$ | $A, B$ |  |
| $L D$ | $E, A$ | ;EXTEND INDEX TO 16 BITS |
| LD | D, O |  |
| LD | $H L,(A D D R)$ | ;OBTAIN BASE ADDRESS INDIRECTLY |
| $A D D$ | $H L, D E$ | ;CALCULATE INDEXED ADDRESS |
| IP | (HL) | ;AND TRANSFER CONTROL TO IT |

The table contains 3-byte JP instructions; a typical example is

| BASE: | IP | ROUTO | ; ULMMP TO ROUTINE 0 |
| :--- | :--- | :--- | :--- |
|  | IP | ROUT1 | ;UMM TO ROUTINE 1 |
|  | UP | ROUT2 | ;UUMP TO ROUTINE 2 |

The address BASE must be placed in memory locations ADDR and ADDR +1 .

## REFERENCES

1. Fisher, W.P., "Microprocessor Assembly Language Draft Standard," IEEE Computer, December 1979, pp. 96-109. (See also Distler, R.J. and M.A. Shaver, "Trial Implementation Reveals Errors in IEEE Standard," IEEE Computer, July 1982, pp. 76-77.)
2. Osborne, A., An Introduction to Microcomputers. Volume 1: Basic Concepts. 2nd ed. Berkeley, Calif.: Osborne/McGraw-Hill, 1980.
3. Leventhal, L.A., 8080 A/8085 Assembly Language Programming. Berkeley, Calif:: Osborne/ McGraw-Hill, 1978.
4. Fischer, op. cit.

## Chapter3 Common Programming Errors

This chapter describes common errors in Z80 assembly language programs. The final section describes common errors in input/output drivers and interrupt service routines. Our aims here are the following:

- To warn programmers of potential trouble spots and sources of confusion.
- To describe likely causes of programming errors.
- To emphasize the techniques and warnings presented in Chapters 1 and 2.
- To inform maintenance programmers of likely places to look for errors and misinterpretations.
- To provide the beginner with a starting point in the difficult process of locating and correcting errors.

Of course, no list of errors can be complete. Only the most common errors are emphasized - not the infrequent or subtle errors that frustrate even the experienced programmer. However, most errors are remarkably obvious once uncovered, and this discussion should help in debugging most programs.

## CATEGORIZATION OF PROGRAMMING ERRORS

Common Z80 programming errors can be divided into the following categories:

- Reversing the order of operands or parts of operands. Typical errors include reversing source and destination in load instructions, inverting the format in which 16-bit quantities are stored, and inverting the direction of subtractions or comparisons.
- Using the flags improperly. Typical errors include using the wrong flag (such as Sign instead of Carry), branching after instructions that do not affect a particular flag, inverting branch conditions (particularly those involving the Zero flag), branching incorrectly in equality cases, and changing a flag accidentally before branching.
- Confusing registers and register pairs. A typical error is operating on a register instead of on a register pair.
- Confusing addresses and data. The most common error is omitting the parentheses around an address and hence accidentally using immediate addressing instead of direct addressing. Another error is confusing registers or register pairs with the memory locations addressed via register pairs.
- Using the wrong formats. Typical errors include using BCD (decimal) instead of binary, or vice versa, and using binary or hexadecimal instead of ASCII.
- Handling arrays incorrectly. The usual problem is going outside the array's boundaries.
- Ignoring implicit effects. Typical errors include using the accumulator, a register pair, the stack pointer, flags, or memory locations without considering the effects of intervening instructions. Most errors arise from instructions that have unexpected, implicit, or indirect effects.
- Failing to provide proper initial conditions for routines or for the microcomputer as a whole. Most routines require the initialization of counters, indirect addresses, base addresses, registers, flags, and temporary storage locations. The microcomputer as a whole requires the initialization of the interrupt system and all global RAM addresses. (Note particularly indirect addresses and counters.)
- Organizing the program incorrectly. Typical errors include skipping or repeating initialization routines, failing to update counters or address registers, and forgetting to save intermediate or final results.

A common source of errors that is beyond the scope of this discussion is conflict between user programs and systems programs. A simple example of conflict is for a user program to save data in memory locations that a systems program also uses. The user program's data thus changes mysteriously whenever the systems program is executed.

More complex sources of conflict include the interrupt system, input/ output ports, the stack, and the flags. After all, systems programs must employ the same resources as user programs. Systems programs generally attempt to save and restore the user's environment, but they often have subtle or unexpected effects. Making an operating system transparent to the user is a problem comparable to devising a set of regulations, laws, or tax codes that have no loopholes or side effects.

## REVERSING THE ORDER OF OPERANDS

The following instructions and conventions are the most common sources of errors:

- The LD D,S instruction moves the contents of S to D. Reversing the source and the destination in LD instructions is probably the single most common error in Z80 assembly language programs. The best way to avoid this problem is to use the operator notation described by Duncan. ${ }^{1}$
- 16-bit addresses and data items are assumed to be stored with their less significant bytes first (that is, at the lower address). This convention becomes particularly confusing in instructions that load or store register pairs or use the stack.
- The CP instruction subtracts its operand from the accumulator, not the other way around. Thus, CP sets the flags as if the processor had calculated (A)-OPER, where OPER is the operand specified in the instruction.


## Examples

## 1. LD A,B

This instruction loads the accumulator from register $B$. Since it does not change $\mathbf{B}$, the instruction acts like "copy B into A."

## 2. LD (HL), A

This instruction stores the accumulator at the memory address in register pair HL. Since it does not change the accumulator, the instruction acts like "copy A into memory addressed by HL."

## 3. LD (2040H), A

The address $2040_{16}$ occupies the two bytes of program memory immediately following the operation code; $40_{16}$ comes first and $20_{16}$ last. This order is particularly important to remember when entering or changing an address at the object code level during debugging.

## 4. PUSH HL

This instruction stores register pair HL in memory at the addresses immediately below the initial contents of the stack pointer (that is, at addresses $\mathrm{S}-1$ and $\mathrm{S}-2$ if S is the initial contents of the stack pointer). Register H is stored at address $\mathrm{S}-1$ and Lat S-2 in the usual upside-down format.

## 5. LD HL,(2050H)

This instruction loads register L from memory address $2050_{16}$ and H from $2051_{16}$.

## 6. LD (3600H),HL

This instruction stores register L at memory address $3600_{16}$ and H at address $3601_{16}$.

## 7. CP B

This instruction sets the flags as if register B had been subtracted from the accumulator.

## 8. CP $\mathbf{2 5 H}$

This instruction sets the flags as if the number $25_{16}$ had been subtracted from the accumulator.

## USING THE FLAGS INCORRECTLY

Z80 instructions have widely varying effects on the flags. There are few general rules, and even instructions with similar meanings may work differently. Cases that require special caution are

- Data transfer instructions such as LD and EX (except EX AF, AF') do not affect any flags. You may need an otherwise superfluous arithmetic or logical instruction (such as AND A, DEC, INC, or OR A) to set the flags.
- The Carry flag acts as a borrow after CP, SBC, or SUB instructions; that is, the Carry is set if the 8 -bit unsigned subtraction requires a borrow. If, however, you implement subtraction by adding the two's or ten's complement of the subtrahend, the Carry is an inverted borrow; that is, the Carry is cleared if the 8 -bit unsigned subtraction requires a borrow and set if it does not.
- After a comparison (CP), the Zero flag indicates whether the operands are equal; it is set if they are equal and cleared if they are not. There is an obvious source of confusion here - JZ means "jump if the result is 0 ," that is, "jump if the Zero flag is 1. ." JNZ, of course, has the opposite meaning.
- When comparing unsigned numbers, the Carry flag indicates which number is larger. CP sets Carry if the accumulator is less than the other operand and clears it if the accumulator is greater than or equal to the other operand. Note that the Carry is cleared if the operands are equal. If this division of cases ("greater than or equal" and "less than") is not what you want (that is, you want the division to be "greater than" and "less than or equal"), you can reverse the subtraction, subtract 1 from the accumulator, or add 1 to the other operand.
- In comparing signed numbers, the Sign flag indicates which operand is larger unless two's complement overflow occurs (see Chapter 1). CP sets the Sign flag if the accumulator is less than the other operand and clears it if the accumulator is greater
than or equal to the other operand. Note that comparing equal operands clears the Sign flag. As with the unsigned numbers, you can handle the equality case in the opposite way by adjusting either operand or by reversing the subtraction. If overflow occurs (signified by the setting of the Parity/Overflow flag), the sense of the Sign flag is inverted.
- All logical instructions except CPL clear the Carry flag. AND A or OR A is, in fact, a quick, simple way to clear Carry without affecting any registers. CPL affects no flags at all (XOR 0FFH is an equivalent instruction that affects the flags).
- The common way to execute code only if a condition is true is to branch around it if the condition is false. For example, to increment register B if Carry is 1, use the sequence

|  | JR | NC, NEXT |
| :--- | :--- | :--- |
|  | INC. | B |
| NEXT: | NOP |  |

The branch occurs if Carry is 0 .

- Many 16-bit arithmetic instructions have little effect on the flags. INC and DEC do not affect any flags when applied to register pairs or index registers; ADD HL and ADD xy affect only the Carry flag. The limited effects on the flags show that these instructions are intended for address arithmetic, not for the processing of 16-bit data. Note, however, that ADC HL and SBC HL affect all the flags and can be used for ordinary processing of 16 -bit data.
- INC and DEC do not affect the Carry flag. This allows them to be used for counting in loops that perform multiple byte arithmetic. (The Carry is needed to transfer carries or borrows between bytes.) The 8-bit versions of INC and DECC do, however, affect the Zero and Sign flags, and you can use those effects to determine whether a carry or borrow occurred.
- The special instructions RLCA, RLA, RRCA, and RRA affect only the Carry flag.
- Special-purpose arithmetic and logical instructions such as ADD A,A (logical left shift accumulator), ADC A,A (rotate left accumulator), SUB A (clear accumulator), and AND A or OR A (test accumulator) affect all the flags.
- PUSH and POP instructions do not affect the flags, except for POP AF which changes all the flags. Remember, AF consists of the accumulator (MSB) and the flags (LSB).


## Examples

1. The sequence

$$
\begin{aligned}
& \text { LD } \quad \text { A, }(2040 H) \\
& \text { JR } Z, \text { DONE }
\end{aligned}
$$

has unpredictable results, since LD does not affect the flags. To produce a jump if memory location $2040_{16}$ contains 0 , use

| LD | A, $(2040 H)$ |  |
| :--- | :--- | :--- |
| AND | A |  |
| $J R$ | $Z$, DONE | TEST ACCUMULATOR |

OR A may be used instead of AND A.
2. The sequence

| LD | A, E |
| :--- | :--- |
| JP | $\mathrm{P}, \mathrm{DEST}$ |

has unpredictable results, since LD does not affect the flags. Either of the following sequences forces a jump if register $E$ is positive:

| LD | A,E |
| :--- | :--- |
| AND | A |
| JP | P, DEST |

or

| SUB | A |
| :--- | :--- |
| OR | $E$ |
| JP | P, DEST |

3. The instruction CP 25 H sets the Carry flag as follows:

- Carry $=1$ if the contents of $A$ are between 00 and $24_{16}$.
- Carry $=0$ if the contents of A are between $25_{16}$ and $\mathrm{FF}_{16}$.

The Carry flag is set if A contains an unsigned number less than the other operand and is cleared if A contains an unsigned number greater than or equal to the other operand.

If you want to set Carry if the accumulator contains $25_{16}$, use CP 26 H instead of CP 25 H . That is, we have

| CP $25 H$ |  |
| :--- | :--- |
| JR LESS | ;BRANCH IF (A) LESS THAN 25 |

or

| CP | 26H |
| :--- | :--- |
| JR | LESSEQ |

; BRANCH IF (A) 25 OR LESS
4. The sequence

RLA
JP $F$, DONE
has unpredictable results, since RLA does not affect the Sign flag. The correct sequence (producing a circular shift that affects the flags) is

| $A D C$ | $A, A$ |
| :--- | :--- | :--- |
| P, DONE | ;SHIFT CIRCULAR, SETTING FLAGS |

Of course, you can also use the somewhat slower

$$
\begin{aligned}
& \text { RLA } \\
& \text { RLA } \\
& \text { JR } \quad \text { C, DONE }
\end{aligned}
$$

This approach allows a relative branch.
5. The sequence

```
INC B
JR C,OURFLW
```

has unpredictable results, since INC does not affect the Carry flag. The correct sequence is

| INC | $B$ |
| :--- | :--- |
| IR | Z, OURFLW |

since INC does affect the Zero flag when it is applied to an 8-bit operand.
6. The sequence

```
DEC B
JR C,OURFLW
```

has unpredictable results, since DEC does not affect the Carry flag. If $B$ cannot contain a number larger than $80_{16}$ (unsigned), you can use

```
DEC B
IP M, OURFLW
```

since DEC does affect the Sign flag (when applied to an 8-bit operand). Note, however, that you will get an erroneous branch if B initially contains $81_{16}$.

A longer but more general sequence is

| INC | B | ;TEST REGISTER B |
| :--- | :--- | :--- |
| DEC | $B$ | B |
| IR | $Z, O U R F L W$ | ;BRANCH IF B CONTAINS ZERO |
| DEC | $B$ |  |

Note that register B will contain 0 (not $\mathrm{FF}_{16}$ ) if the program branches to address OVRFLW.
7. The sequence

| DEC | BC |
| :--- | :--- |
| JR | NZ, LoOP |

has unpredictable results, since DEC does not affect any flags when it is applied to a 16 -bit operand. The correct sequence for decrementing and testing a 16 -bit counter in register pair BC is

| DEC | BC |  |
| :--- | :--- | :--- |
| LD | A,C | ;CHECK IF BC HAS ANY 1 BITS |
| OR | B |  |
| JR | $\mathrm{N} Z, \mathrm{LOOP}$ | ;BC CANNOT BE ZERO IF ANY BITS ARE 1 |

This sequence affects the accumulator and all the flags, including Carry (which OR clears).
8. AND A or OR A clears Carry without affecting any registers. To clear Carry without affecting the other flags, use the sequence

```
SCF ;FIRST SET THE CARRY FLAG
CCF ;THEN CLEAR IT EY COMPLEMENTING
```

9. SUB A or XOR A clears the accumulator, the Carry flag, and the Sign flag (and sets the Zero flag). To clear the accumulator without affecting the flags, use LD A, 0 .
10. The sequence
```
ADD HL,DE
JR Z,BNDRY
```

has unpredictable results, since ADD HL does not affect the Zero flag. To force a branch if the sum is 0 , you must test HL explicitly as follows:

| ADD | HL, DE |
| :--- | :--- | :--- |
| LD | $A, H$ |
| OR | $L$ |
| IR | $Z$, ENDRY |$\quad$;TEST H AND L FOR ZERO

An alternative is
AND A ;CLEAR CAFRY
ADC HL, DIE
JR Z,BNDRY
Unlike ADD HL, ADC HL affects the Zero flag.

## CONFUSING REGISTERS AND REGISTER PAIRS

The rules to remember are

- ADC, ADD, DEC, INC, LD, and SBC can be applied to either 8-bit operands or 16-bit register pairs. ADD, DEC, INC, and LD can also be applied to index registers.
- AND, OR, SUB, and XOR can only be applied to 8 -bit operands.
- EX, POP, and PUSH can only be applied to register pairs or index registers.
- (rp) refers to the byte of memory located at the address in the register pair. It does not refer to either half of the register pair itself.

One common error is that of referring to H or L instead of (HL). The use of register pairs to hold addresses means that certain transfers are uncommon. For example, LD

L,(HL) would load register L from the address in HL; HL would then contain one byte of an address (in H ) and one byte of data (in L ). While this is legal, it is seldom useful.

## Examples

## 1. LD A,H

This instruction moves register H to the accumulator. It does not change register H or any memory location.

## 2. LD A,(BC)

This instruction loads the accumulator from the memory address in register pair BC. It does not affect either register $\mathbf{B}$ or register $\mathbf{C}$.

## 3. LD H,0

This instruction places 0 in register $H$. It does not affect memory.

## 4. LD (HL),A

This instruction stores the accumulator in the memory location addressed by register pair HL. It does not affect either H or L. A sequence that loads HL with an address indirectly is

| LD | $E,(H L)$ | ;GET LSB OF INDIRECT ADDRESS |
| :--- | :--- | :--- |
| INC: | $H L$ |  |
| LD | $D,(H L)$ | ;GET MSB OF INDIRECT ADDRESS |
| EX | $D E, H L$ | ;PUT INDIRECT ADDRESS IN HL |

We may limit ourselves to a single temporary register (the accumulator) by loading the more significant byte directly into H as follows:

| LD | $A,(H L)$ | ;GET LSB OF INDIRECT ADDRESS |
| :--- | :--- | :--- |
| INC: | $H L$ |  |
| LD | $H,(H L)$ | ;GET MSB OF INDIRECT ADDRESS |
| LD | $L, A$ | MOVE LSB OF ADDRESS TO L |

This takes the same number of clock cycles as the previous sequence, but uses A instead of DE for temporary storage.

## 5. LD HL,2050H

This instruction loads $2050_{16}$ into register pair HL ( $20_{16}$ into H and $50_{16}$ into L$)$.

## 6. ADD A,(HL)

This instruction adds the memory byte addressed via register pair HL to the accumulator. It does not affect either H or L .

## 7. ADD HL,HL

This instruction adds register pair HL to itself, thus shifting HL left 1 bit logically. This instruction does not affect the accumulator or access data from memory.

## CONFUSING ADDRESSES AND DATA

The rules to remember are

- LD requires an address when you want to move data to or from memory. That address must be placed in parentheses.
- The standard assembler treats all operands as data unless they are enclosed in parentheses. Thus, if you omit the parentheses around an address, the assembler will treat it as a data item.
- DJNZ, JP, JR, and CALL always require addresses.

There is some confusion with addressing terminology in jump instructions. These instructions essentially treat their operands as if one level of indirection had been removed. For example, we say that JP 2040 H uses direct addressing, yet we do not place the address in parentheses. Furthermore, JP 2040 H loads $2040_{16}$ into the program counter, much as LD HL, 2040 H loads $2040_{16}$ into register pair HL. LD HL, $(2040 \mathrm{H})$ loads the contents of memory locations $2040_{16}$ and $2041_{16}$ into register pair HL. Note also that JP (HL) loads HL into the program counter; it does not use HL indirectly or access the memory at all.

## Examples

1. LD A, 40 H loads the number $40_{16}$ into the accumulator. LD A, $(40 \mathrm{H})$ loads the contents of memory location $0040_{16}$ into the accumulator.
2. LD HL, 0 C 00 H loads $0 \mathrm{C} 00_{16}$ into register pair $\mathrm{HL}\left(0 \mathrm{C}_{16}\right.$ into H and $00_{16}$ into L ). LD HL, $(0 \mathrm{C} 00 \mathrm{H})$ loads the contents of memory locations $0 \mathrm{C} 00_{16}$ and $0 \mathrm{C} 01_{16}$ into register pair HL (the contents of $0 \mathrm{COO}_{16}$ into L and the contents of $0 \mathrm{C} 01_{16}$ into H ).
3. JP (xy) transfers control to the address in an index register. No indexing is performed, nor is the address used to access memory.

Confusing addresses and their contents is a common error in handling data structures. For example, the queue of tasks to be executed by a piece of test equipment might consist of a block of information for each task. That block might contain

- Starting address of the test routine
- Number of seconds for which the test is to run
- Address in which the result is to be saved
- Upper and lower thresholds against which the result is to be compared
- Base address of the next block in the queue.

Thus, the block contains data, direct addresses, and indirect addresses. Typical errors that a programmer could make are

- Transferring control to the memory locations containing the starting address of the test routine, rather than to the actual starting address.
- Storing the result in the block rather than in the address specified in the block.
- Using a threshold as an address rather than as data.
- Assuming that the next block starts in the current block, rather than at the base address given in the current block.

Jump tables are another common source of errors. The following are alternative implementations:

- Form a table of jump instructions and transfer control to the correct element (for example, to the third jump instruction).
- Form a table of destination addresses and transfer control to the contents of the correct element (for example, to the address in the third element).

You will surely have problems if the processor uses jump instructions as addresses or vice versa.

## FORMAT ERRORS

The rules you should remember for the standard Z80 assembler are

- An H at the end of a number indicates hexadecimal and a B indicates binary.
- The default mode for numbers is decimal; that is, the assembler assumes all numbers to be decimal unless they are specifically marked otherwise.
- All operands are treated as data unless they are enclosed in parentheses. Operands enclosed in parentheses are assumed to be memory addresses.
- A hexadecimal number that starts with a letter $\operatorname{digit}(\mathrm{A}, \mathrm{B}, \mathrm{C}, \mathrm{D}, \mathrm{E}$, or F$)$ must be preceded by 0 (for example, 0CFH instead of CFH ) for the assembler to interpret it correctly. Of course, the leading 0 does not affect the value of the number.
- All arithmetic and logical operations are binary, except DAA, which corrects the result of an 8-bit binary addition or subtraction to the proper BCD value.

You should beware of the following common errors:

- Omitting the H from a hexadecimal operand. The assembler will assume it to be decimal if it contains no letter digits and to be a name if it starts with a letter. The assembler will indicate an error only if it cannot interpret the operand as either a decimal number or a name.
- Omitting the B from a binary operand. The assembler will assume it to be decimal.
- Confusing decimal (BCD) representations with binary representations. Remember, ten is not an integral power of two, so the binary and BCD representations are not the same beyond nine. BCD constants must be designated as hexadecimal numbers, not as decimal numbers.
- Confusing binary or decimal representations with ASCII representations. An ASCII input device produces ASCII characters and an ASCII output device responds to ASCII characters.


## Examples

## 1. LD A,(2000)

This instruction loads the accumulator from memory address $2000_{10}\left(07 \mathrm{D} 0_{16}\right)$, not address $2000_{16}$. The assembler will not produce an error message, since 2000 is a valid decimal number.

## 2. AND 00000011

This instruction logically ANDs the accumulator with the decimal number 11 $\left(1011_{2}\right)$, not with the binary number $11\left(3_{10}\right)$. The assembler will not produce an error message, since 00000011 is a valid decimal number despite its unusual form.

## 3. ADD A,40

This instruction adds the number $40_{10}$ to the accumulator. Note that $40_{10}$ is not the same as BCD 40 , which is $40_{16} ; 40_{10}=28_{16}$. The assembler will not produce an error message, since 40 is a valid decimal number.

## 4. LD A,3

This instruction loads the accumulator with the number 3. If this value is now sent to an ASCII output device, the device will respond as if it had received the character ETX $\left(03_{16}\right)$, not the character $3\left(33_{16}\right)$. The correct version is

If memory location $2040_{16}$ contains a single digit, the sequence

```
LD A,(2040H)
OUT (DEVCE),A
```

will not print that digit on an ASCII output device. The correct sequence is

| LD | A, $(2040 H)$ | ;GET DECIMAL DIGIT |
| :--- | :--- | :--- |
| ADD | A, | 0 |
| OUT | (DEVCE), A | ;ADUUST TO ASCII |

If input port INDEV contains a single ASCII decimal digit, the sequence

| IN | A, (INDEV) |
| :---: | :---: |
| LD | $(204 O H), A$ |

will not store the actual digit in memory location $2040_{16}$. Instead, it will store the ASCII version, which is the actual digit plus $30_{16}$. The correct sequence is

| IN | $A_{\text {, }}$ (INDEV) | ;GET ASCII DIGIT |
| :--- | :--- | :--- |
| SUB | 0 | ; ADJUST TO DECIMAL |
| LD | $(2040 H), A$ |  |

Performing decimal arithmetic on the Z80 is awkward, since a DAA instruction is required after each 8 -bit addition or subtraction. Chapter 6 contains programs for decimal arithmetic operations. Since DAA does not work properly after DEC or INC, the following sequences are necessary to perform decimal increment and decrement by 1 :

- Add 1 to the accumulator in decimal.

$$
\text { ADD } \quad A, 1
$$

DAA

- Subtract 1 from the accumulator in decimal.

SUB 1
IIAA
or
ADD A,99H
IIAA
In the second alternative, Carry is an inverted borrow.

## HANDLING ARRAYS INCORRECTLY

The most common problems here are executing an extra iteration or stopping one short. Remember, memory locations BASE through BASE $+\mathbf{N}$ contain $\mathrm{N}+1$ bytes, not N bytes. It is easy to forget the last entry or drop the first one. On the other hand, if you have $\mathbf{N}$ entries, they will occupy memory locations BASE through BASE $+\mathbf{N}-1$; now it is easy to find yourself working beyond the end of the array.

## IMPLICIT EFFECTS

Some implicit effects you should remember are

- The clearing of Carry by all logical operations except CPL.
- The moving of the interrupt flip-flop IFF2 to the Parity/Overflow flag by LD A,I and LD A,R.
- The use of the data at the address in HL by the digit rotations RRD and RLD.
- The use of the memory address one larger than the specified one by LD rp,(ADDR), LD (ADDR), rp, LD xy,(ADDR), and LD (ADDR), xy.
- The changing of the stack pointer by POP, PUSH, CALL, RET, RETI, RETN, and RST.
- The saving of the return address in the stack by CALL and RST.
- The decrementing of register B by DJNZ.
- The implicit effects on BC, DE, and HL of the block compare, input, move, and output instructions.
- The use of the Parity/Overflow flag by LDD, LDI, CPD, CPDR, CPI, and CPIR to indicate whether the counter in BC has been decremented to 0 .


## Examples

## 1. AND 00001111 B

This instruction clears the Carry, as well as performing a logical operation.

## 2. LD A,I

This instruction not only loads the accumulator, but also moves the interrupt flip-flop IFF2 to the Parity/Overflow flag. The interrupt status can then be saved before the computer executes a routine that must run with interrupts disabled.

## 3. RRD

This instruction performs a 4-bit (digit) circular shift right involving the accumulator and the memory location addressed by HL. The results are

- The 4 least significant bits of $A$ go into the 4 most significant bits of the memory location.
- The 4 most significant bits of the memory location go into its 4 least significant bits.
- The 4 least significant bits of the memory location go into the 4 least significant bits of A .

The result is thus a 4 -bit right rotation of the 12 -bit number made up of the 4 LSBs of the accumulator and the memory byte.

## 4. LD HL,(16EFH)

This instruction loads register L from memory location $\mathrm{1}^{6} \mathrm{EF}_{16}$ and H from memory location $16 \mathrm{FO}_{16}$. Note the implicit use of address $16 \mathrm{~F}_{16}$.

## 5. POP HL

This instruction not only loads register pair HL from memory, but also increments the stack pointer by 2 .

## 6. CALL SUBR

This instruction not only transfers control to address SUBR, but it also saves the address of the next sequential instruction in the stack. Furthermore, CALL decrements the stack pointer by 2 .

## 7. DJNZ LOOP

This instruction decrements register B and branches to address LOOP if the result is not 0 . Note that register B is implied as the counter.

## 8. LDD

This instruction moves data from the address in HL to the address in DE. It also decrements BC, DE, and HL by 1. The Parity/Overflow flag (not the Zero flag) is cleared ( $n o t$ set) if BC is decremented to 0 ; the Parity/Overflow flag is set otherwise.

## 9. CPIR

This instruction compares the accumulator with the memory byte at the address in HL. After the comparison, it increments HL by 1 and decrements BC by 1. It repeats these operations until it decrements BC to 0 (indicated by the Parity/Overflow flag being cleared) or until the comparison sets the Zero flag. Note that CPIR updates BC and HL before it tests for an exit condition.

## 10. OUTI

This instruction transfers data from the memory address in HL to the output port in C. It then decrements B (not BC) by 1 and increments HL by 1. OUTI sets the Zero flag to 1 if it decrements BC to 0 ; it clears the Zero flag otherwise.

## INITIALIZATION ERRORS

Initialization routines must perform the following tasks, either for the microcomputer system as a whole or for particular routines:

- Load all RAM locations with initial values. This includes indirect addresses and other temporary storage. You cannot assume that a memory location contains 0 just because you have not used it.
- Load all registers and flags with initial values. Reset initializes the interrupt system by disabling regular interrupts and selecting Mode 0 . The startup program for an interrupt-driven system must set the interrupt mode (if it is not 0 ), initialize the stack pointer, and load the interrupt vector register (in Mode 2).
- Initialize all counters and indirect addresses. Pay particular attention to register pairs that are used as address registers; you must initialize them before using instructions that refer to them indirectly.


## ORGANIZING THE PROGRAM INCORRECTLY

The following problems are the most common:

- Accidentally reinitializing a register, register pair, flag, memory location, counter, or indirect address. Be sure that your branches do not result in the repetition of initialization instructions.
- Failing to update a counter, index register, address register, or indirect address. A problem here may be a path that branches around the updating instructions or changes values before executing those instructions.
- Forgetting to save results. It is remarkably easy to calculate a result and then load something else into the accumulator. Identifying this kind of error is frustrating and time-consuming, since all the instructions that calculate the result work properly and yet the result itself is being lost. For example, a branch may transfer control to an instruction that writes over the result.
- Forgetting to branch around instructions that should not be executed in a particular path. Remember, the computer will execute instructions consecutively unless told to do otherwise. Thus, the computer may fall through to a section of the program that you expect it to reach only via a branch. An unconditional jump instruction will force a branch around the section that should not be executed.


## ERROR RECOGNITION BY ASSEMBLERS

Most assemblers will recognize some common errors immediately, such as

- Undefined operation code (usually a misspelling or the omission of a colon after a label).
- Undefined name (often a misspelling or an omitted definition).
- Illegal character (for example, a 2 in a binary number or a B in a decimal number).
- Illegal format (for example, an incorrect delimiter or the wrong operands).
- Illegal value (usually a number too large for 8 or 16 bits).
- Missing operand.
- Double definition (two different values assigned to one name).
- Illegal label (for example, a label attached to a pseudo-operation that does not allow a label).
- Missing label (for example, on an EQU pseudo-operation that requires one).

These errors are annoying but easy to correct. The only problem comes when an error (such as omitting the semicolon from a comment line) confuses the assembler completely and results in a series of meaningless error messages.

There are, however, many simple errors that assemblers will not recognize. The programmer should be aware that his or her program may contain such errors even if the assembler does not report them. Typical examples are

- Omitted lines. Obviously, the assembler cannot tell that you have omitted a line completely unless it contains a label or definition that is used elsewhere. The easiest lines to omit are ones that are repetitious or seem unnecessary. Typical repetitions are series of shifts, branches, increments, or decrements. Instructions that often appear unnecessary include AND A, DEC HL, INC HL, OR A, and SUB A.
- Omitted designations. The assembler cannot tell if you meant an operand to be hexadecimal or binary unless the omission results in an illegal character (such as C in a decimal number). Otherwise, the assembler will assume all numbers to be decimal. Problems occur with hexadecimal numbers that contain no letter digits (such as 44 or 2050) and with binary numbers (such as 00000110).
- Omitted parentheses. The assembler cannot tell if you meant to refer to a memory address unless omitting the parentheses results in an error. Many instructions, such as LD A,(40H), INC (HL), DEC (HL), and LD HL,(2050H), are also valid without parentheses.
- Misspellings that are still valid. Typical examples are typing AND or ADC instead of ADD, DI instead of EI, or D instead of E. Unless the misspelling is invalid, the
assembler has no way of sensing an error. Valid misspellings are often a problem if you use names that look alike, such as XXX and XXXX, L121 and L112, or VAR1I and VARII.
- Designating instructions as comments. If you place a semicolon at the start of an instruction line, the assembler will treat the line as a comment. This can be a perplexing error, since the line appears in the listing but is not assembled into code.

Sometimes you can confuse an assembler by entering completely invalid instructions. An assembler may accept them simply because its developer never anticipated such mistakes. The results can be unpredictable, much like the result of accidentally entering your weight instead of your age or your telephone number instead of your credit card number on a form. Some cases in which a Z80 assembler can go wrong are

- If you specify a single register instead of a register pair. Some assemblers will accept instructions like LD A,(L), ADD HL,D, or LD E, 2040H. They will produce meaningless object code without any indication of error.
- If you enter an invalid digit, such as X in a decimal or hexadecimal number or 7 in a binary number. Some assemblers will assign arbitrary values to such invalid digits.
- If you enter an invalid operand such as 40 H in RST, AF in LD, or SP in PUSH or POP. Some assemblers will accept these and generate meaningless code.

The assembler will only recognize errors that its developer anticipated. Programmers are often able to make mistakes the developer never imagined, much as automobile drivers are often capable of getting into predicaments that no highway engineer or traffic policeman ever thought possible. Note that only a line-by-line hand checking of the program will find errors that the assembler does not recognize.

## COMMON ERRORS IN I/O DRIVERS

Since most errors in I/O drivers involve both hardware and software, they are difficult to categorize. Some things you should watch for are

- Confusing input ports and output ports. Input port $20_{16}$ and output port $20_{16}$ are different in most systems. Even when the two ports are the same physically, it may still be impossible to read back output data unless the port is latched and buffered.
- Attempting to perform operations that are physically impossible. Reading data from an output device (such as a display) or sending data to an input device (such as a keyboard) makes no physical sense. However, accidentally using the wrong port number will cause no assembly errors; the port, after all, exists and the assembler has no way of knowing that certain operations cannot be performed on it. Similarly, a program may attempt to save data in an unassigned address or in a ROM.
- Forgetting implicit hardware effects. At times, transferring data to or from a port will change the status lines automatically (as in most PIO modes). Even reading or writing the port while debugging a program will change status lines. When using memory-mapped I/O, be particularly careful of instructions like comparisons and BIT that read a memory address even though they do not change any registers. Similarly, instructions like BIT, RES, SET, DEC, INC, and shifts can both read and write a memory address. Automatic port operations can save parts and simplify programs, but you must remember how they work and when they occur.
- Reading or writing without checking status. Many devices can only accept or provide data when a status line indicates they are ready. Transferring data to or from them at other times will have unpredictable results.
- Ignoring the differences between input and output. Remember that an input device normally starts out not ready - it has no data available although the computer is ready to accept data. On the other hand, an output device normally starts out ready - that is, it could accept data but the computer usually has none to send it. In many situations (particularly when using PIOs), you may have to send a null character (something that has no effect) to each output port just to change its state from ready to not ready initially.
- Failing to keep a copy of output data. Generally, you will not be able to read data back from an output port. You must save a copy in memory if it could be needed later to repeat a transmission, change some bits, or restore interrupt status (the data could, for example, be the current priority level).
- Reading data before it is stable or while it is changing. Be sure that you understand exactly when the data from the input device is guaranteed to be stable. In the case of switches that may bounce, you may want to sample them twice (more than a debouncing time apart) before taking any action. In the case of keys that may bounce, you may want to take action only when they are released rather than when they are pressed. Acting on release also forces the operator to release the key rather than holding it down. In the case of persistent data (such as in serial I/O), you should center the reception (that is, read the data near the centers of the pulses rather than at the edges where the values may be changing).
- Forgetting to reverse the polarity of data being transferred to or from devices that operate in negative logic. Many simple I/O devices, such as switches and displays, use negative logic; a logic 0 means that a switch is closed or a display is lit. Common ten-position switches or dials also often produce data in negative logic, as do many encoders. The solution is simple - complement the data using CPL after reading it or before sending it.
- Confusing actual I/O ports with registers that are inside I/O chips. Programmable I/O devices, such as the CTC, PIO, and SIO, typically have control or command registers that determine how the device operates and status registers that reflect the
current state of the device or the transfer. These registers are inside the chips; they are not connected to peripherals. Transferring data to or from these registers is not the same as transferring data to or from actual I/O ports.
- Using bidirectional ports improperly. Many devices, such as the PIO, have bidirectional I/O ports that can be used either for input or output. Normally, resetting the computer makes these ports inputs in order to avoid initial transients, so the program must explicitly change them to outputs if necessary. Be particularly careful of instructions that read bits or ports that are designated as outputs or that write into bits or ports designated as inputs. The only way to determine what will happen is to read the documentation for the specific device.
- Forgetting to clear status after performing an I/O operation. Once the processor has read data from a port or written data into a port, that port should revert to the not ready state. Some I/O devices change the status of their ports automatically after input or output operations, but others either do not or they change status automatically only after input. Leaving the status set can result in an endless loop or erratic operation.


## COMMON ERRORS IN INTERRUPT SERVICE ROUTINES

Many errors that are related to interrupts involve both hardware and software. The following are some of the more common mistakes:

- Failing to reenable interrupts. The Z80 disables interrupts automatically after accepting one, but does not reenable interrupts unless it executes EI.
- Failing to save registers. The Z80 does not automatically save any registers except the program counter, so any registers that the service routine uses must be saved explicitly in the stack.
- Saving or restoring registers in the wrong order. Registers must be restored in the opposite order from that in which they were saved.
- Enabling interrupts before initializing modes, priorities, the interrupt vector register, or other parameters of the interrupt system.
- Forgetting that the response to an interrupt includes saving the program counter at the top of the stack. The return address will thus be on top of whatever else is in the stack.
- Not disabling the interrupt during multi-byte transfers or instruction sequences that cannot be interrupted. In particular, watch for possible partial updating of data (such as time) that a service routine may use.
- Failing to reenable interrupts after a sequence that must be run with interrupts disabled. One problem here is that interrupts should not be enabled afterward if they were not enabled originally. This requirement is difficult to meet on the Z80 since its interrupt enable is not directly readable. The only way to access the interrupt flip-flop is by executing LD A,I or LD A,R; either instruction moves the interrupt flip-flop to the Parity/Overflow flag.
- Failing to clear the signal that caused the interrupt. The service routine must clear the interrupt even if no I/O operations are necessary. For example, even when the processor has no data to send to an interrupting output device, it must nonetheless either clear or disable the interrupt. Otherwise, the processor will get caught in an endless loop. Similarly, a real-time clock will typically require no servicing other than an updating of time, but the service routine still must clear the clock interrupt. This clearing may involve reading a timer register.
- Failing to communicate with the main program. The main program will not know that the interrupt has been serviced unless it is informed explicitly. The usual way to inform the main program is to have the service routine change a flag. The main program can tell from the flag's value whether the service routine has been executed. This procedure works like a postal patron raising a flag to indicate that there is mail to be picked up. The letter carrier lowers the flag after picking up the mail. Note that this simple procedure means that the main program must examine the flag often enough to avoid missing changes in its value. Of course, the programmer can always provide a buffer that can hold many data items.
- Failing to save and restore priority. The priority of an interrupt is often held in a write-only register or in a memory location. That priority must be saved just like a CPU register and restored properly at the end of the service routine. If the priority register is write-only, a copy of its contents must be saved in memory.


## REFERENCES

1. Duncan, F.G., "Level-Independent Notation for Microcomputer Programs," IEEE Micro, May 1981, pp. 47-52.

# Introduction to the Program Section 

The program section contains sets of assembly language subroutines for the Z80 microprocessor. Each subroutine is documented with an introductory section and comments and is followed by at least one example of its use. The introductory material contains the following information about the purpose of the routine: its procedure and the registers that are used; the execution time, program size, and data memory required for the routine; as well as special cases, entry conditions, and exit conditions.

We have made each routine as general as possible. This is particularly difficult for the input / output ( $\mathrm{I} / \mathrm{O}$ ) and interrupt service routines described in Chapters 10 and 11 , since these routines are always computer-dependent in practice. In such cases, we have limited the computer-dependence to generalized input and output handlers and interrupt managers. We have drawn specific examples from computers based on the CP/M operating system, but the general principles are applicable to other Z80-based computers as well.

In all routines, we have used the following parameter passing techniques:

1. A single 8-bit parameter is passed in the accumulator. A second 8-bit parameter is passed in register B, and a third in register C.
2. A single 16-bit parameter is passed in register pair HL with the more significant byte in H . A second 16-bit parameter is passed in register pair DE with the more significant byte in D.
3. Large numbers of parameters are passed in the stack, either directly or indirectly. We assume that subroutines are entered via CALL instruction that places the return address at the top of the stack, and hence on top of the parameters.

Where there has been a choice between execution time and memory usage, we have generally chosen to minimize execution time. We have therefore avoided slowly executing instructions such as stack transfers and instructions that use the index registers, even when they would make programs shorter. However, we have used
relative jumps whenever possible rather than the slightly faster but longer absolute jumps to make programs easier to relocate.

We have also chosen the approach that minimizes the number of repetitive calculations. For example, in the case of array indexing, the number of bytes between the starting addresses of elements differing only by one in a particular subscript (known as the size of that subscript) depends only on the number of bytes per element and the bounds of the array. Thus, the sizes of the various subscripts can be calculated as soon as the bounds of the array are known; the sizes are therefore used as parameters for the indexing routines, so that they need not be calculated each time a particular array is indexed.

As for execution time, we have specified it for most short routines. For longer routines we have given an approximate execution time. The execution time of programs involving many branches will obviously depend on which path the computer follows in a particular case. This is further complicated for the Z80 because conditional jump instructions themselves require different numbers of clock cycles depending on whether the branch is taken. Thus, a precise execution time is often impossible to define. The documentation always contains at least one typical example showing an approximate or maximum execution time.

Although we have drawn examples from CP/M-based systems, we have not made our routines compatible with the 8080 or 8085 processors. Readers who need routines that can run on any of these processors should refer to the $8080 / 8085$ version of this book. We have considered the Z 80 as an independent processor and have taken advantage of such features as block moves, block compares, loop control instructions, and relative jumps.

Our philosophy on error indicators and special cases has been the following:

1. Routines should provide an easily tested indicator (such as the Carry flag) of whether any errors or exceptions have occurred.
2. Trivial cases, such as no elements in an array or strings of zero length, should result in immediate exits with minimal effect on the underlying data.
3. Incorrectly specified data (such as a maximum string length of zero or an index beyond the end of an array) should result in immediate exits with minimal effect on the underlying data.
4. The documentation should include a summary of errors and exceptions (under the heading of "Special Cases").
5. Exceptions that may actually be convenient for the user (such as deleting more characters than could possibly be left in a string rather than counting the precise number) should be handled in a reasonable way, but should still be indicated as errors.

Obviously, no method of handling errors or exceptions can ever be completely consistent or well-suited to all applications. And rather than assume that the user will
always provide data in the proper form, we believe a reasonable set of subroutines must deal with this issue.
The subroutines are listed as follows:

## Code Conversion

4A Binary to BCD Conversion 167
4B BCD to Binary Conversion 170
4C Binary to Hexadecimal ASCII Conversion 172
4D Hexadecimal ASCII to Binary Conversion 175
4E Conversion of a Binary Number to Decimal ASCII 178
4F Conversion of ASCII Decimal to Binary 183
4G Lower-Case to Upper-Case Translation 187
4H ASCII to EBCDIC Conversion 189
4I EBCDIC to ASCII Conversion 192

## Array Manipulation and Indexing

5A Memory Fill 195
5B Block Move 198
5C Two-Dimensional Byte Array Indexing 201
5D Two-Dimensional Word Array Indexing 205
5E N-Dimensional Array Indexing 209

## Arithmetic

6A 16-Bit Multiplication ..... 217
6B 16-Bit Division ..... 220
6C 16-Bit Comparison ..... 225
6D Multiple-Precision Binary Addition ..... 228
6E Multiple-Precision Binary Subtraction ..... 231
6F Multiple-Precision Binary Multiplication ..... 234
6G Multiple-Precision Binary Division ..... 239
164 Z80 ASSEMBLY LANGUAGE SUBROUTINES
6H Multiple-Precision Binary Comparison ..... 245
6I Multiple-Precision Decimal Addition ..... 248
6J Multiple-Precision Decimal Subtraction ..... 251
6K Multiple-Precision Decimal Multiplication ..... 254
6L Multiple-Precision Decimal Division ..... 260
6M Multiple-Precision Decimal Comparison ..... 266
Bit Manipulations and Shifts
7A Bit Field Extraction ..... 267
7B Bit Field Insertion ..... 270
7C Multiple-Precision Arithmetic Shift Right ..... 273
7D Multiple-Precision Logical Shift Left ..... 276
7E Multiple-Precision Logical Shift Right ..... 279
7F Multiple-Precision Rotate Right ..... 282
7G Multiple-Precision Rotate Left ..... 285
String Manipulation
8A String Compare ..... 288
8B String Concatenation ..... 292
8C Find the Position of a Substring ..... 297
8D Copy a Substring from a String ..... 302
8E Delete a Substring from a String ..... 308
8F Insert a Substring into a String ..... 313
Array Operations
9A 8-Bit Array Summation ..... 319
9B 16-Bit Array Summation ..... 322
9C Find Maximum Byte-Length Element ..... 325
9D Find Minimum Byte-Length Element ..... 328
9E Binary Search ..... 331
9F Quicksort ..... 336
9G RAM Test ..... 347
9H Jump Table ..... 352
Input/Output
10A Read a Line from a Terminal ..... 356
10B Write a Line to an Output Device ..... 365
10C CRC-16 Checking and Generation ..... 368
10D I/O Device Table Handler ..... 373
10E Initialize I/O Ports ..... 385
10F Delay Milliseconds ..... 391
Interrupts
11A Unbuffered Input/Output Using an SIO ..... 394
11B Unbuffered Input/Output Using a PIO ..... 404
11C Buffered Input/Output Using an SIO ..... 413
11D Real-Time Clock and Calendar ..... 425

## Binary to BCD Conversion (BN2BCD)

Converts one byte of binary data to two bytes of BCD data.

Procedure: The program subtracts 100 repeatedly from the original data to determine the hundreds digit, then subtracts 10 repeatedly from the remainder to determine the tens digit, and finally shifts the tens digit left four positions and combines it with the ones digit.

Registers Used: AF, C, HL
Execution Time: 497 cycles maximum; depends on the number of subtractions required to determine the tens and hundreds digits
Program Size: 27 bytes
Data Memory Required: None

## Entry Conditions

Binary data in A

## Exit Conditions

Hundreds digit in H
Tens and ones digits in $L$

## Examples

1. Data:

Result:
$(\mathrm{A})=6 \mathrm{E}_{16}$ ( 110 decimal)
$(H)=01_{16}$ (hundreds digit)
$(\mathrm{L})=10_{16}$ (tens and ones digits)
2. Data: $\quad(\mathrm{A})=\mathrm{B} 7_{16}$ (183 decimal)

Result: $\quad(\mathrm{H})=01_{16}$ (hundreds digit)
$(\mathrm{L})=83_{16}$ (tens and ones digits)
Name: BN2BCD ..... ;
Purpose: Convert one byte of binary data to two;bytes of ECD data;
Entry: Register $A=$ binary data Entry:;;
Register $H=$ High byte of $B C D$ data Exit: ..... ;
Register L $=$ LOW byte of BCD data ..... ;
Registers used: AF, C,HL;

```
; Time: 497 cycles maximum ;
cycles maximum
; Size: Frogram 27 bytes
; ;
; ;
BN2BCD:
    ; CALCULATE 100'S DIGIT - DIVIDE BY 100
    ; H = QUOTIENT
    ; A = REMAINDER
    LD H,OFFH :START QUOTIENT AT -1
D1OOLF:
    INC: H ;ADN 1 TO QUOTIENT
    SUB 100 :SUBTRACT 100
    UR NC,DIOOLP :JUMP IF DIFFERENCE STILL POSITIVE
    ADD A,100 ;ADD THE LAST 100 BACK
    ; CALCULATE 10.S AND 1.S DIGITS
    ; IIVIDE REMAINDER OF THE 100'S DIGIT BY 10
    ; L = 10%S DIGIT
    ; A = 1%S DIGIT
    LD L,OFFH :START GUOTIENT AT -1
I10LF:
    INC L ;ADD 1 TO QUOTIENT
    SUB 10 : SUBTRACT 10
    UR NC,DIOLP :JUMP IF DIFFERENCE STILL POSITIVE
    ADD A,10 ;ADL THE LAST 10 BACK
    ;COMBINE 1/S AND 10%S DIGITS
    LI C,A ;SAVE 1/S IIGIT IN C
    LD A,L
    RLCA ;MOVE 10%S TO HIGH NIEBLE OF A
    RLEA
    RLEA
    RLCA
    OR C OR IN THE 1'S DIGIT
    ;RETURN WITH L = LOW EYTE, H = HIGH BYTE
    LD L,A
    RET
; ;
; ;
; SAMPLE EXECUTION:
;
SC4A:
;CONVERT OA HEXADECIMAL TO 10 ECD
LD A,OAH
C:ALL BN2BCD
    ;H=O,L=10H
    ;CONVERT FF HEXADECIMAL TO 255 BC:D
```

```
LI A,OFFH
CALL BNEBCD ;H=O2H,L = 55H
; CONVERT O HEXADECIMAL TO O BCD
LD A,O
CALL BN2BCD ;H=0,L=0
IR SC.4A
```

END

## BCD to Binary Conversion (BCD2BN)

Converts one byte of BCD data to one byte of binary data.
Procedure: The program masks off the more significant digit, multiplies it by 10 using shifts ( $10=8+2$, and multiplying by 8 or by 2 is equivalent to three or one left shifts, respectively). Then the program adds the product to the less significant digit.

## Entry Conditions

$B C D$ data in $A$

Registers Used: AF, BC
Execution Time: 60 cycles
Program Size: 14 bytes
Data Memory Required: None

## Examples

1. Data:
$(A)=99_{16}$
Result:
$(A)=63_{16}=99_{10}$
2. Data:
$(\mathrm{A})=23_{16}$
Result: $\quad(A)=17_{16}=23_{10}$

; Size: Fragram 14 bytes ;
Size: Fragram 14 bytes ;

## ECD2EN:


; ;
;
; SAMPLE EXECUTION:
SAMPLE EXECUTION: ;
;
SC4E:

| ;CONVERT O ECL TO O HEXADECIMAL |  |  |
| :--- | :--- | :--- | :--- |
| LD | $A, O$ |  |
| CALL | BCDZBN | $; A=O H$ |

    ; CONVERT 97 BCD TO 63 HEXADECIMAL
    LD A, O99H
    CALL BC:DEBN ; \(A=63 \mathrm{H}\)
    | ;CONVERT 23 BCD TO 17 | HEXADECIMAL |  |  |
| :--- | :--- | :---: | :---: |
| LD | $A, 23 H$ |  |  |
| CALL | BCD $2 B N$ |  | $A=17 H$ |

    JR \(\quad\) SC.4B
    END

# Binary to Hexadecimal ASCII Conversion (BN2HEX) 

Converts one byte of binary data to two ASCII characters corresponding to the two hexadecimal digits.

Procedure: The program masks off each hexadecimal digit separately and converts it to its ASCII equivalent. This involves a simple addition of $30_{16}$ if the digit is decimal. If the digit is non-decimal, an additional 7 must be added to

Registers Used: AF, B, HL
Execution Time: 162 cycles plus two extra cycles for each non-decimal digit
Program Size: 28 bytes
Data Memory Required: None
account for the break between ASCII $9\left(39_{16}\right)$ and ASCII A ( $41_{16}$ ).

## Entry Conditions

Binary data in A

## Exit Conditions

ASCII version of more significant hexadecimal digit in H
ASCII version of less significant hexadecimal digit in L

## Examples

1. Data:
$(\mathrm{A})=\mathrm{FB}_{16}$
Result: $\quad(\mathrm{H})=46_{16}$ (ASCII F)
2. Data:
$(A)=59_{16}$
;;;$;$
; Binary to hex ASCII
; Name:BNZHEX

|  |  | ; |
| :---: | :---: | :---: |
| Title | Binary to hex ASCII | ; |
| Name: | BN2HEX | ; |
|  |  | ; |
|  |  | ; |
| Furpose: | Convert one byte of binary data ta two ASCII characters | ; |
| Entry: | Register $A=$ Binary data | ; |

Result: $\quad \begin{aligned}(\mathrm{H}) & =35_{16} \text { (ASCII 5) } \\ (\mathrm{L}) & =39_{16} \text { (ASCII 9) }\end{aligned}$
Result: $\quad \begin{aligned}(\mathrm{H}) & =35_{16} \text { (ASCII 5) } \\ (\mathrm{L}) & =39_{16} \text { (ASCII 9) }\end{aligned}$
Result: $\quad \begin{aligned}(\mathrm{H}) & =35_{16} \text { (ASCII 5) } \\ (\mathrm{L}) & =39_{16} \text { (ASCII 9) }\end{aligned}$

| Exit: | $\begin{aligned} & \text { Register } H=A S C I I \text { more significant digit } \\ & \text { Register } L=A S C I I \text { less significant digit } \end{aligned}$ |
| :---: | :---: |
| Fegisters used: | AF, B,HL |
| Time: | Approximately 162 cycles |
| Size: | Fragram 28 bytes |

ENZHEX:


NASCII:

NAS1:

RET
; ;
; ;
$\mathrm{Sc} 4 \mathrm{C}:$

$$
\begin{aligned}
& \text { CONVERT O TO } 00^{\circ} \\
& \text { LD A, }
\end{aligned}
$$

174 CODE CONVERSION

```
CALL BN2HEX ;H=}\mp@subsup{=}{}{\prime}\mp@subsup{O}{}{\prime}=30H,L='0'=3O
; CONVERT FF HEX TO 'FF'
LD A,OFFH
CALL BN2HEX
; CONVERT 23 HEX TO '23*
LD A,23H
CALL BN2HEX ;H=`2'=32H, L=`3'=3SH
IR SC4C
END
```


## Hexadecimal ASCII to Binary <br> Conversion (HEX2BN)

Converts two ASCII characters (representing two hexadecimal digits) to one byte of binary data.

Procedure: The program converts each ASCII character separately to a hexadecimal digit. This involves a simple subtraction of $30_{16}$ (ASCII 0 ) if the digit is decimal. If the digit is non-decimal, another 7 must be subtracted to account for the break between ASCII 9 ( $39_{16}$ ) and ASCII A $\left(41_{16}\right)$. The program then shifts the more significant digit left four bits and combines it with the

```
Registers Used: AF, B
Execution Time: 148 cycles plus two extra cycles for each non-decimal digit
Program Size: 24 bytes
Data Memory Required: None
```

less significant digit. The program does not check the validity of the ASCII characters (that is, whether they are indeed the ASCII representations of hexadecimal digits).

## Entry Conditions

More significant ASCII digit in H , less significant ASCII digit in L

## Exit Conditions

Binary data in A

## Examples



```
; Register L = ASCII less significant digit;
; ;
; Exit: Register A = Binary data ;
; ;
; Registers used: AF,B ;
```



```
; Time: Approximately 14E cycles ;
; ;
; Size: Frogram 24 bytes ;
; ;
; ;
HEX2EN:
```



```
; SUBROUTINE: AZHEX
;PURPQSE: CONVERT ASCII DIGIT TO A HEX DIGIT
;ENTRY: A = ASCII HEXADECIMAL DIGIT
:EXIT: A = BINARY VALUE OF ASCII DIGIT
;REGISTERS USED: A,F
;----------------------------------------------
AZHEX:
\begin{tabular}{lll} 
GUB & \(0 \cdot\) & ;SUETRACT ASCII OFFSET \\
CF & 10 & \\
IF & C.AZHEXI & ;BRANCH IF A IS A DECIMAL DIGIT \\
SUE & 7 & ;ELSE SUBTRACT OFFSET FOR LETTEFS
\end{tabular}
AZHEX1:
    RET
; ;
; ;
; SAMPLE EXECUTION: ;
; ;
; ;
SC4L:
    ; CONVERT 'C.7' TO C7 HEXADECIMAL
    LI H,'C`
    LD L,'7*
    CALL HEX2EN ; A=C:7H
    ;CONVERT "2F` TO 2F HEXADECIMAL
    LI H,'2
    LD L,'F'
```

| CALL | HEX2BN | ; $\mathrm{A}=2 \mathrm{FH}$ |
| :---: | :---: | :---: |
| ; CONVERT | '2A' T0 2A | HEXADECIMAL |
| LII | H, '2' |  |
| LD | L, 'A' |  |
| CALL | HEX2BN | ; $\mathrm{A}=2 \mathrm{~A} \mathrm{H}$ |
| JR | SC:4II |  |
| END |  |  |

# Conversion of a Binary Number to Decimal ASCII (BN2DEC) 

Converts a 16 -bit signed binary number into an ASCII string. The string consists of the length of the number in bytes, an ASCII minus sign (if needed), and the ASCII digits. Note that the length is a binary number, not an ASCII number.

Procedure: The program takes the absolute value of the number if it is negative. The program then keeps dividing the absolute value by 10 until the quotient becomes 0 . It converts each digit of the quotient to ASCII by adding ASCII 0 and concatenates the digits along with an ASCII


#### Abstract

Registers Used: AF, BC, DE, HL Execution Time: Approximately 7200 cycles Program Size: 107 bytes Data Memory Required: Four bytes anywhere in memory for the buffer pointer (two bytes starting at address BUFPTR), the length of the buffer (one byte at address CURLEN), and the sign of the original value (one byte at address NGFLAG). This data memory does not include the output buffer which should be seven bytes long.


minus sign (in front) if the original number was negative.

## Entry Conditions

Base address of output buffer in HL Value to convert in DE

## Exit Conditions

Order in buffer:
Length of the string in bytes (a binary number)
ASCII - (if original number was negative)
ASCII digits (most significant digit first)

## Examples

1. Data: Value to convert $=3 E B 7_{16}$

Result (in output buffer):
05 (number of bytes in buffer)
31 (ASCII 1)
36 (ASCII 6)
30 (ASCII 0)
35 (ASCII 5)
35 (ASCII 5)
That is, 3 EB $7_{16}=16055_{10}$
2. Data: Value to convert $=\mathrm{FFC}_{16}$

Result (in output buffer):
03 (number of bytes in buffer)
2D (ASCII -)
35 (ASCII 5)
36 (ASCII 6)
That is, $\mathrm{FFC} 8_{16}=-56_{10}$, when considered as a signed two's complement number
;
; ;
Title Binary ta decimal ASCII
Name:
BNZחEC:
Furpase: Convert a 16 -bit signed binary number to ASCII data
Entry: Register $H=$ High byte of output buffer address;
Register L $=$ Low byte of output buffer address;
Register $D=$ High byte of value to convert ;
Register $E=$ Low byte of value ta convert ;
The first byte of the buffer is the length, fallowed by the characters.
Registers used: AF, BC, DE, HL
Time: Approximately 7,200 cycles
Size: Program 107 bytes
Data 4 bytes
EN2DEC:

; CONVERT VALUE TO A STRING
CNVERT:
;HL : = HL DIV 10 (DIVIDEND, QUOTIENT)
; DE : = HL MOD 10 (REMAINDER)
LD E,O $\quad$ REMAINLER $=0$
LD B,16 ;16 BITS IN IIVIDEND
OR A ;CLEAR CARRY TO ETART
IIVLOAF:
; SHIFT THE NEXT BIT OF THE QUOTIENT INTO BIT O OF THE IIVIDEND
; SHIFT NEXT MOST SIGNIFICANT BIT OF IIVIDEND INTO

```
# LEAST SIGNIFICANT BIT OF REMAINDER 
; IN AS THE IIVIDEND IS SHIFTED OUIT.
;E IS THE REMAINDER.
;DO A 24-BIT SHIFT LEFT, SHIFTING
; cARRY TO L, L TO H, H TO E
FLL L CARRY (NEXT BIT OF QUOTIENT) TO BIT O
RL H ;SHIFT HIGH BYTE
FL E :SHIFT NEXT EIT OF DIVIDEND
; IF REMAINDER IS 10 OR MORE, NEXT EIT OF
QUUTIENT IS 1 (THIS EIT IS FLACED IN CARFY)
GUB 10 ;SUBTRACT 10 FROM REMAINIIER
CCF ;COMPLEMENT CARRY
                                ; (THIS IS NEXT BIT OF OLIOTIENT)
IN NC,DECCNT ;UIMF IF REMAINDER IS LESS THAN 10
LD E,A ;OTHERWISE REMAINDER = IIFFERENCE
    ; BETWEEN PREVIOUS REMAINDER AND 10
DECCNT:
D.JNZ DVLOOP FCONTINUE UNTIL ALL BITS ARE DONE
    ; SHIFT LAST CARRY INTO QUOTIENT
RL L ;LAST EIT OF QUOTIENT TO EIT O
RL H
;INSERT THE NEXT CHARACTER IN ASCII
CHINS:
LI A,E
    ADD A,'O` ;CONVERT 0...9 TO ASCII .0`...'9'
CALL INSERT
; IF QUOTIENT IS NOT O THEN KEEP DIVIDING
LD A,H
OR L
IR NZ,CNVERT
EXIT:
LD A, (NGFLAG)
QR A
IP P,PQS ;BRANCH IF ORIGINAL VALUE WAS POSITIVE
LD A,*** ;ELSE
CALL INSERT ; PUT A MINLIS SIGN IN FRONT
POS:
RET ;RETURN
```



```
    ; CONVERT 32767 TO -32767*
    LD HL,BUFFER ;HL = BASE ADDRESS OF BUFFER
    LD DE,32767 ;DE = 32767
    CALL BN2DEC: ;CONVERT
    ; BUJFFER SHOULD = 3 32767'
    ; CONVERT -32768 TO - 32768*
    LD HL,BUFFER ;HL = BASE ADDRESS OF EUFFER
    LD DE,-32768 ;DE = -32768
    CALL BN2DEC: ;CONVERT
    IR SC4E ; BUFFER SHOLILD = - 32768*
BUFFER: DS 7 ;7-BYTE BIIFFER
    END
```


# Conversion of ASCII Decimal to Binary (DEC2BN) 

Converts an ASCII string consisting of the length of the number (in bytes), a possible ASCII - or + sign, and a series of ASCII digits to two bytes of binary data. Note that the length is an ordinary binary number, not an ASCII number.

Procedure: The program sets a flag if the first. ASCII character is a minus sign and skips over a leading plus sign. It then converts each subsequent digit to decimal by subtracting ASCII 0 , multiplies the previous digits by 10 (using the fact that $10=8+2$, so a multiplication by 10 can be reduced to left shifts and additions), and adds the new digit to the product. Finally, the program subtracts the result from 0 if the original number was negative. The program exits immediately, setting the Carry flag, if it finds some-

## Registers Used: AF, BC, DE, HL <br> Execution Time: Approximately 152 cycles per byte plus a maximum of 186 cycles overhead <br> Program Size: 79 bytes <br> Data Memory Required: One byte anywhere in RAM (address NGFLAG) for a flag indicating the sign of the number <br> Special Cases: <br> 1. If the string contains something other than a leading sign or a decimal digit, the program returns with the Carry flag set to 1 . The result in HL is invalid. <br> 2. If the string contains only a leading sign (ASCII + or ASCII - ), the program returns with the Carry flag set to 1 and a result of 0 .

thing other than a leading sign or a decimal digit in the string.

## Entry Conditions

Base address of string in HL

## Exit Conditions

Binary value in HL
Carry flag is 0 if the string was valid; Carry flag is 1 if the string contained an invalid character.
Note that the result is a signed two's complement 16-bit number.

## Examples

1. Data:

String consists of
04 (number of bytes in string) 31 (ASCII 1) 32 (ASCII 2)
33 (ASCII 3) 34 (ASCII 4)
That is, the number is $+1,234_{10}$

Result: $\quad(H)=04_{16}$ (more significant byte of binary data)
$(\mathrm{L})=\mathrm{D} 2_{16}$ (less significant byte of binary data)

That is, the number $+1,234_{10}=04 \mathrm{D} 2_{16}$

```
2. Data: String consists of
Result: (H)=80 (more significant byte of binary
    06 (number of bytes in string)
        2D (ASCII -)
        33 (ASCII 3)
        32 (ASCII 2)
        37 (ASCII 7)
        35 (ASCII 5)
        30 (ASCII 0)
That is, the number is - 32,750 10
```

Result: $\quad(H)=80_{16}$ (more significant byte of binary data)
$(\mathrm{L})=12_{16}$ (less significant byte of binary data)

That is, the number $-32,750_{10}=8012_{16}$

```
That is, the number is \(-32,750_{10}\)
```

```
; ;
; ;
;
;

\section*{DEC2BN:}
```

; initialize - save length, clear sign and value
LD A, (HL) ;SAVE LENGTH IN B
LD B,A
INC $\quad \mathrm{HL}$
SUB A
LD (NGFLAG), A ;ASSUME NUMBER IS POSITIVE
LD DE,O ;START WITH VALUE = 0
;CHECK FOR EMPTY BUIFFER
OR B ; IS ELIFFER LENGTH ZERG?

```
\begin{tabular}{|c|c|c|c|c|}
\hline UR & Z, EREXIT & & ; YES, EXIT WITH VALUE \(=0\) & \\
\hline ; CHECK & FOR MINUS OR & PLUS & SIGN IN FRONT & \\
\hline LD & A, (HL) & & ; GET FIRST CHARACTER & \\
\hline CP & \(\cdots{ }^{-\prime}\) & & ; IS IT A MINLS SIGN? & \\
\hline IR & NZ, PLUS & & ; NO, ERANCH & \\
\hline LD & A, OFFH & & & \\
\hline LD & (NGFLAG), A & & ; YES, MAKE SIGN OF NUMEER & NEGATIVE \\
\hline JR & SKIF & & ; SKIP QUER MINUS SIGN & \\
\hline CP & \(\therefore+\) & & ; IS FIRST CHARACTER A PLUS & SIGN? \\
\hline IR & NZ, CHKDIG & & ; NO, START CONVERSION & \\
\hline INC. & HL & & ; SKIP QVER THE SIGN BYTE & \\
\hline DEC & B & & ; DECREMENT COUNT & \\
\hline IR & Z,EREXIT & & ; ERROR EXIT IF ONLY A SIGN & IN EUIFFER \\
\hline
\end{tabular}
; CONVERSION LOOP
; CONTINLIE UNTIL THE BUIFFER IS EMFTY
; OR A NON-NLIMERIC. CHARACTER IS FOUND
CNVERT:

; VALID DECIMAL DIGIT SO
VALUE : = VALUE \(\% 10\)
\(=\) VALUE \(3(8+2)\)
\(=(\) VALUE \(* 8)+(\) VALUE \(* 2)\)
PUSH HL ; SAVE BUFFER POINTER
EX DE,HL \(\quad\) HL = VALIIE
ADD HL,HL \(; 2\)
LD E,L :SAVE TIMES 2 IN DE
LD D, H
ADD HL,HL ; \(\% 4\)
ADD HL,HL ; \(\% 8\)
ADD HL,DE \(\quad\) VALUE \(=\) VALUE \(*(8+2)\)
; ADD IN THE NEXT DIGIT
; VALUE : = VALUE + DIGIT
LD E,C ;MOVE NEXT DIGIT TO E
LD D, \(\quad\) : HIGH BYTE IS 0
ADD HL,DE ;ADD DIGIT TO VALUE
EX DE,HL \(\quad \mathrm{DE}=\) VALUE
POP HL ;POINT TO NEXT CHARACTER

INC HL
DJNZ CNVERT ;CONTINUE CONVERSION
; CONVERSION IS COMPLETE, CHECK SIGN
EX DE,HL ;HL = VALUE
LD A, (NGFLAGi)
QR A
```

    IR Z,OKEXIT ;UIMP IF THE VALUE WAS POSITIVE
    EX DE,HL ;ELSE REPLACE VALUE WITH -VALLIE
    LD HL,O
    OR A
    SBC HL,DE
    CLLEAR CARR'Y
    ; SUBTRACT VALUE FROM O
    ; NO ERRORS, EXIT WITH CARRY CLEAR
    OKEXIT:
OR A ;CLEAR CARFY
RET
;AN ERROR, EXIT WITH CARRY SET
EREXIT:
EX DE,HL ;HL = VALUE
SCF
RET
; DATA
NGFLAG: DS 1 :SIGN OF NUMEER
; ;
; ;
; SAMPLE EXECUTION:
;
Sc.4F:
;CONVERT - 1234*
LD HL,S1 ;HL = BASE ADDRESS OF S1
CALL DEC2BN
;H=04,L = D2 HEX
; CONVERT `+32767/
LD HL,S2 ;HL = BASE ADDRESS OF S2
CALL DEC2BN
;H=7F,L = FF HEX
;CONVERT - -32768*
LD HL,S3 ;HL = BASE ALIDRESS OF S3
CALL DEC2EN
;H = 80 HEX, L = OO HEX
UR SC4F
S1: DB 4,'1234*
S2: DB 6,*+32767
S3: DB 6,'-32768'
END

```

\title{
Lower-Case to Upper-Case Translation (LC2UC)
}

Converts an ASCII lower-case letter to its upper-case equivalent.
Procedure: The program uses comparisons to determine whether the data is an ASCII lowercase letter. If it is, the program subtracts \(20_{16}\) from it, thus converting it to its upper-case equivalent. If it is not, the program leaves it unchanged.

Registers Used: AF
Execution Time: 45 cycles if the original character is a lower-case letter, fewer cycles otherwise
Program Size: 11 bytes
Data Memory Required: None

\section*{Entry Conditions}

Character in A

\section*{Exit Conditions}

If an ASCII lower-case letter is present in A, then its upper-case equivalent is returned in A. In all other cases, A is unchanged.

\section*{Examples}



Converts an ASCII character to its EBCDIC equivalent.

Procedure: The program uses a simple table lookup with the data as the index and address EBCDIC as the base. A printable ASCII character with no EBCDIC equivalent is translated to an EBCDIC space ( \(40_{16}\) ); a non-printable ASCII character with no EBCDIC equivalent is translated to an EBCDIC NUL \(\left(00_{16}\right)\).

Registers Used: AF, DE, HL
Execution Time: 55 cycles
Program Size: 11 bytes, plus 128 bytes for the conversion table
Data Memory Required: None

\section*{Entry Conditions}

ASCII character in A

\section*{Exit Conditions}

EBCDIC equivalent in A

\section*{Examples}
\begin{tabular}{|c|c|c|c|c|}
\hline \begin{tabular}{l}
1. Data: \\
Result:
\end{tabular} & \[
\begin{aligned}
& (\mathrm{A})=35_{16}(\text { ASCII } 5) \\
& (\mathrm{A})=\mathrm{F} 5_{16}(\text { EBCDIC } 5)
\end{aligned}
\] & \begin{tabular}{l}
3. Data: \\
Result:
\end{tabular} & \[
\begin{aligned}
& (\mathrm{A})=2 \mathrm{~A}_{16}(\mathrm{ASCII} *) \\
& (\mathrm{A})=5 \mathrm{C}_{16}(\mathrm{EBCDIC} *)
\end{aligned}
\] & \\
\hline \begin{tabular}{l}
2. Data: \\
Result:
\end{tabular} & \[
\begin{aligned}
& (\mathrm{A})=77_{16}(\mathrm{ASCII} \mathrm{w}) \\
& (\mathrm{A})=\mathrm{A} 6_{16}(\mathrm{EBCDIC}
\end{aligned}
\] & w) & & \\
\hline ; & & & & ; \\
\hline ; & & & & ; \\
\hline ; & & & & ; \\
\hline ; & & & & ; \\
\hline , & Title A & ASCII to EBCDIC conver & & ; \\
\hline ; & Name: & ASC2EB & & ; \\
\hline ; & & & & ; \\
\hline ; & & & & ; \\
\hline ; & & & & ; \\
\hline ; & Furpase: Cor & Convert an ASCII charac & er to its & ; \\
\hline ; & & corresponding EBCDIC c & aracter & ; \\
\hline ; & & & & ; \\
\hline ; & Entry: F & Register \(A=A S C I I\) char & cter & ; \\
\hline ; & & & & ; \\
\hline ; & Exit: R & Register \(A=\) EECDIC ch & acter. & ; \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|c|}
\hline ; & & & ; \\
\hline ; & Registers used: & AF, DE, HL & ; \\
\hline ; & & & ; \\
\hline ; & Time: & 55 cycles & ; \\
\hline ; & & & ; \\
\hline ; & Size: & Program 11 bytes & ; \\
\hline ; & & Data 128 bytes for the table & ; \\
\hline ; & & & ; \\
\hline ; & & & , \\
\hline
\end{tabular}

\section*{ASC2EB:}
\begin{tabular}{lll} 
LD & \(H L, E B C D I C\) & ;GET BASE ADIRESS OF EBCDIC TAELE \\
AND & \(O 1111111 B\) & ;BE SURE EIT \(7=0\) \\
LD & E,A & ;USE ASCII AS INDEX INTO EBCDIC TABLE \\
LD & I,O & \\
ADD & \(H L, D E\) & \\
LD & \(A,(H L)\) &
\end{tabular}
;ASCII TO EBCDIC TABLE
A PRINTABLE ASCII CHARAC:TER WITH NO EBCDIC EQUIVALENT IS
TRANSLATED TO AN EBCDIC SPACE (O4OH), A NONPRINTABLE ASCII CHARACTER
WITH NO EQUIVALENT IS TRANSLATED TO A EBCIIC NUL (OOOH)
EBCDIC:

;
; ..... ;
SAMPLE EXECUTION: ..... ;
SC.4H:
```

;CONVERT ASCII "A" TO EBCDIC
LD A,'A" ;ASCII *A"
CALL ASC2EB ;EBCDIC 'A' = OC:1H
;CONVERT ASCII `1" TO EBCDIC LD A,"1" ;ASCII "1^ CALL ASC2EB ;EBCDIC %1% = OF1H ;CONVERT ASCII `a` TO EBCDIC LD A,'a" ;ASCII 'a`
CALL ASC2EB ;EBCDIC "a" = OBIH
IN SC.4H
END

```;

\section*{EBCDIC to ASCII Conversion (EB2ASC)}

Converts an EBCDIC character to its ASCII equivalent.
Procedure: The program uses a simple table lookup with the data as the index and address ASCII as the base. A printable EBCDIC character with no ASCII equivalent is translated to an ASCII space ( \(20_{16}\) ); a non-printable EBCDIC character with no ASCII equivalent is translated to an ASCII NUL \(\left(00_{16}\right)\).

Registers Used: AF, DE, HL
Execution Time: 48 cycles
Program Size: 9 bytes, plus 256 bytes for the conversion table
Data Memory Required: None

\section*{Entry Condifions}

EBCDIC character in A

\section*{Exit Conditions}

ASCII equivalent in A

\section*{Examples}
1. Data: \((\mathrm{A})=85_{16}\) ( EBCDIC e )
Result: \((A)=65_{16}(\) ASCII e)
2. Data: \((\mathrm{A})=4 \mathrm{E}_{16}(\) EBCDIC +\()\)
Result:
\((\mathrm{A})=2 \mathrm{~B}_{16}(\mathrm{ASCII}+)\)


EB2ASC:
\begin{tabular}{lll} 
LD & \(H L, A S C I I\) & ;GET BASE ADDRESS OF ASCII TABLE \\
LD & \(E, A\) & ;USE EBCIIC AS INDEX \\
LD & D,O & \\
ADD & \(H L, D E\) & \\
LD & \(A,(H L)\) & ;GET ASCII CHARACTER \\
RET & &
\end{tabular}



SAMPLE EXECUTION:

SC4 I:

.JR
SC:4 I
END

Places a specified value in each byte of a memory area of known size, starting at a given address.

Procedure: The program stores the specified value in the first byte and then uses a block move to fill the remaining bytes. The block move simply transfers the value a byte ahead during each iteration.

Registers Used: AF, BC, DE, HL
Execution Time: Approximately 21 cycles per byte plus 50 cycles overhead
Program Size: 11 bytes
Data Memory Required: None

\section*{Special Cases:}
1. A size of \(0000_{16}\) is interpreted as \(10000_{16}\). It therefore causes the program to fill 65,536 bytes with the specified value.
2. Filling areas occupied or used by the program itself will cause unpredictable results. Obviously, filling the stack area requires special caution, since the return address is saved there.

\section*{Entry Conditions}

Starting address of memory area in HL
Area size (number of bytes) in BC
Value to be placed in memory in A

\section*{Exit Conditions}

The area from the base address through the number of bytes given by the area size is filled with the specified value. The area thus filled starts at BASE and continues through BASE + SIZE - 1 (BASE is the base address and SIZE is the area size).

\section*{Examples}
1. Data: Value \(=\mathrm{FF}_{16}\)

Area size (in bytes) \(=0380_{16}\)
Base address \(=1 \mathrm{AEO}_{16}\)
Result: \(\quad \mathrm{FF}_{16}\) placed in addresses \(1 \mathrm{AE} 0_{16}\) through \(1 \mathrm{ESF}_{16}\)
2. Data: \(\quad\) Value \(=00_{16}\) (Z80 operation code for NOP) Area size (in bytes) \(=1 \mathrm{C} 65_{16}\) Base address \(={\mathrm{E} 34 \mathrm{C}_{16}}\)
Result: \(\quad 00_{16}\) placed in addresses E \(34 \mathrm{C}_{16}\) through \(\mathrm{FFBO}_{16}\)
; ..... ;;:
MFILL:
\begin{tabular}{|c|c|c|}
\hline LD & (HL), A & ; FILL FIRST BYTE WITH VALIIE \\
\hline LD & D, H & ; DESTINATION PTR = SOURCE PTR + 1 \\
\hline LD & E,L & \\
\hline INC. & DE & \\
\hline DEC & BC. & ; ELIMINATE FIRST BYTE FROM COUNT \\
\hline LD & A, B & ; ARE THERE MORE BYTES TO FILL? \\
\hline OR & C & \\
\hline RET & Z & ; NO, RETURN - SIZE WAS 1 \\
\hline LDIR & & ; YES, USE BLOCK MOVE TO FILL REST \\
\hline & & ; by moving value ahead 1 byte \\
\hline RET & & \\
\hline
\end{tabular}
;
SAMPLE EXECUTION: ..... ;Memory fill
Title ..... ;
MFILL Name: ..... ;
;; ..... ;
Purpose: Fill an area of memory with a value
Purpose: Fill an area of memory with a value ..... ;
Entry: Register \(H=H i g h\) byte of base address ..... ;
Register L \(=\) Low byte of base address ..... ;
Register \(B=\) High byte of area size ..... ;
Register \(\mathrm{C}=\) Low byte of area size ..... ;
Register \(A=\) Value to be placed in memory ..... ;
Note: A size of 0 is interpreted as 65536 ..... ;;
Exit: Area filled with value ..... ;
Registers used: AF,BC,DE,HL;;
Time:
Approximately 21 cycles per byte plus Time: ..... ;
50 cycles overhead ..... ;
Program 11 bytes Size: ..... ;;
Data None ..... ;
RET
\begin{tabular}{|c|c|c|c|c|}
\hline & LD CALL & \[
\begin{aligned}
& \text { A, } 0 \\
& \text { MFILL }
\end{aligned}
\] & ; Value to fill ;FILL MEMORY & \\
\hline & ; FILL & BF2 THROUGH & BF2+1999 WITH FF & \\
\hline & LD & HL, BF2 & ; STARTING ADDRESS & \\
\hline & LD & BC, SIZE2 & ; NUMBER OF BYTES & \\
\hline & LD & A, OFFH & ; VALUE TO Fill & \\
\hline & CALL & MFILL & ; FILL MEMORY & \\
\hline & JR & SC5A & & \\
\hline SIZE1 & EQU & 16 & ; SIZE OF BUFFER 1 & (10 HEX) \\
\hline SIZE2 & EQU & 2000 & ; SIZE OF BUFFER 2 & (07D0 HEX) \\
\hline BF1: & DS & SIZE1 & & \\
\hline BF2: & DS & SIZE2 & & \\
\hline & END & & & \\
\hline
\end{tabular}

Moves a block of data from a source area to a destination area.

Procedure: The program determines if the base address of the destination area is within the source area. If it is, then working up from the base address would overwrite some source data. To avoid overwriting, the program works down from the highest address (this is sometimes called a move right). If the base address of the destination area is not within the source area, the program simply moves the data starting from the lowest address (this is sometimes called a move left). An area size (number of bytes to move) of \(0000_{16}\) causes an exit with no memory changed. The program provides automatic address wraparound mod 64 K .

\section*{Entry Conditions}

Base address of source area in HL
Base address of destination area in DE
Number of bytes to move in register BC

Registers Used: AF, BC, DE, HL
Execution Time: 21 cycles per byte plus 97 cycles overhead if data can be moved starting from the lowest address (i.e., left) or 134 cycles overhead if data must be moved starting from the highest address (i.e., right) because of overlap.

Program Size: 27 bytes
Data Memory Required: None

\section*{Special Cases:}
1. A size (number of bytes to move) of 0 causes an immediate exit with no memory changed.
2. Moving data to or from areas occupied or used by the program itself or by the stack will have unpredictable results.

\section*{Exił Conditions}

The block of memory is moved from the source area to the destination area. If the number of bytes to be moved is NBYTES, the base address of the destination area is DEST, and the base address of the source area is SOURCE, then the data in addresses SOURCE through SOURCE + NBYTES -1 is moved to addresses DEST through DEST + NBYTES -1 .

\section*{Examples}
\(\begin{array}{ll}\text { 1. Data: } & \begin{array}{l}\text { Number of bytes to move }=0200_{16} \\ \text { Base address of destination area }=05 \mathrm{D} 1_{16} \\ \text { Base address of source area }=035 \mathrm{E}_{16}\end{array} \\ \text { Result: } & \begin{array}{l}\text { The contents of locations } 035 \mathrm{E}_{16} \text { through } \\ 055 \mathrm{D}_{16} \text { are moved to } 05 \mathrm{D} 1_{16} \text { through } \\ 07 \mathrm{D} 0_{16}\end{array}\end{array}\)
2. Data: \(\quad\) Number of bytes to move \(=1 B 7 A_{16}\) Base address of destination area \(=\mathrm{C} 946_{16}\) Base address of source area \(=\mathrm{C} 300_{16}\)
Result: The contents of locations \(\mathrm{C} 300_{16}\) through DE79 \({ }_{16}\) are moved to \(\mathrm{C} 946_{16}\) through \(\mathrm{E}_{\mathrm{B}} \mathrm{BF}_{16}\)

Note that Example 2 is a more difficult problem than Example 1 because the source and destination areas overlap. If, for instance, the program were simply to move data to the destination area starting from the lowest address, it would initially move the contents of \(\mathrm{C} 300_{16}\) to \(\mathrm{C} 946_{16}\).

This would destroy the old contents of \(\mathrm{C} 946_{16}\), which are needed later in the move. The solution to this problem is to move the data starting from the highest address if the destination area is above the source area but overlaps it.
;
; ..... ; ..... ;

Title Block Move

Title Block Move ..... ;
Nat
Nat
BLKMOV Name: ..... ;
,

\section*{BLKMOV:}

```

    SBC HL,DE
    AND A
    HL,BC
    POP HL
    UR NC,DOLEFT ; JUMP IF NO PROBLEM WITH QVERLAP
    ; DESTINATION AREA IS ABOVE SOURCE AREA AND OVERLAPS IT
    ;MOVE FROM HIGHEST ADDRESS TO AVOID DESTROYING DATA
    ADD HL,BC ;SOURCE = SOURCE + LENGTH - 1
    DEC HL
    EX DE,HL ;DEST = DEST + LENGTH - 1
    ADD HL,BC
    DEC HL
    EX DE,HL
    LDDR ;BLOCK MOVE HIGH TO LOW
    RET
    ;ORDINARY MOVE STARTING AT LOWEST ADDRESS
    DOLEFT:
LDIR ;BLOCK MOVE LOW TO HIGH
RET
; ;

```

```

    ; SAMPLE EXECUTION: ;
    ; ;
; ;
SOURCE EQU 200OH ;BASE ADDRESS OF SOURCE AREA
DEST EQU 2010H ;BASE ADDRESS OF DESTINATION AREA
LEN EQU 11H
; NUMBER OF BYTES TO MOVE
;MOVE 11 HEX BYTES FROM 2000-2010 HEX TO 2010-2020 HEX
SC5B:
LD HL,SOURCE
LD DE,DEST
LD BC,LEN
CALL BLKMOV MMUE DATA FROM SQURCE TO DESTINATION
JR SCSB
END

```

\title{
Two-Dimensional Byte Array Indexing (D2BYTE)
}

Calculates the address of an element of a two-dimensional byte-length array, given the base address of the array, the two subscripts of the element, and the size of a row (that is, the number of columns). The array is assumed to be stored in row major order (that is, by rows) and both subscripts are assumed to begin at 0 .

Procedure: The program multiplies the row size (number of columns in a row) times the row subscript (since the elements are stored by rows) and adds the product to the column subscript. It then adds the sum to the base address. The program performs the multiplication using a

\footnotetext{
Registers Used: AF, BC, DE, HL
Execution Time: Approximately 1100 cycles, depending mainly on the amount of time required to perform the multiplication.
Program Size: 44 bytes
Data Memory Required: Four bytes anywhere in memory to hold the return address (two bytes starting at address RETADR) and the column subscript (two bytes starting at address SS2).
}
standard shift-and-add algorithm (see Subroutine 6A).

\section*{Entry Conditions}

Order in stack (starting from the top)
Less significant byte of return address
More significant byte of return address
Less significant byte of column subscript
More significant byte of column subscript
Less significant byte of the size of a row (in bytes)
More significant byte of the size of a row (in bytes)
Less significant byte of row subscript
More significant byte of row subscript
Less significant byte of base address of array
More significant byte of base address of array

\section*{Exit Conditions}

Address of element in HL

\section*{Examples}
\[
\begin{array}{ll}
\text { 1. Data: } & \text { Base address }=3 \mathrm{C} 00_{16} \\
& \text { Column subscript }=0004_{16} \\
& \text { Size of row }(\text { number of columns })=0018_{16} \\
& \text { Row subscript }=0003_{16}
\end{array}
\]
\[
\begin{aligned}
& \text { Result: Element address }=3 \mathrm{COO}_{16}+0003_{16} * 0018_{16}+ \\
& 0004_{16}=3 \mathrm{C} 00_{16}+0048_{16}+0004_{16}= \\
& 3 \mathrm{C} 4 \mathrm{C}_{16} \\
& \text { That is, the address of } \operatorname{ARRAY}(3,4) \text { is } 3 \mathrm{C}_{4} \mathrm{C}_{16}
\end{aligned}
\]

Note that all subscripts are hexadecimal ( \(35_{16}=53_{10}\) ).

The general formula is

> ELEMENT ADDRESS = ARRAY BASE ADDRESS + ROW SUBSCRIPT \(*\) ROW SIZE + COLUMN SUBSCRIPT
2. Data: \(\quad\) Base address \(=6 \mathrm{~A}_{4} \mathrm{~A}_{16}\) Column subscript \(=0035_{16}\)
Size of row (number of columns) \(=0050_{16}\) Row subscript \(=0002_{16}\)

Result: Element address \(=6 \mathrm{~A}_{4} \mathrm{~A}_{16}+0002_{16} * 0050_{16}+\) \(0035_{16}=6 \mathrm{~A}^{2} \mathrm{~A}_{16}+00 \mathrm{~A} 0_{16}+0035_{16}=\) \(6 \mathrm{~B}_{1} \mathrm{~F}_{16}\)
That is, the address of \(\operatorname{ARRAY}(2,35)\) is \(6 \mathrm{~B}_{1} \mathrm{~F}_{16}\)

Note that we refer to the size of the row subscript; the size is the number of consecutive memory addresses for which the subscript has the same value. This is also the number of bytes from the starting address of an element to the starting address of the element with the same column subscript but a row subscript one larger.
; ..... ;;
Title ..... ;
Two-dimensional byte array indexing
Name: D2BYTE ..... ; ..... ;;
Purpose: Given the base address of byte array, two ..... ; ..... ;
ubscripts 'I', J', and the size of the first ..... ;
subscript in bytes, calculate the address of ..... ;
A[I, J]. The array is assumed to be stored in ..... ;
row major order (A[0,0], A[0,1],..., A[K,L]), ..... ;
and both dimensions are assumed to begin at ..... ;
zero as in the following Pascal declaration: ..... ;
A: ARRAY[0..2,0..7] OF BYTE; ..... ;
TOP OF STACK ..... ;
Entry: ..... ;
Low byte of return address, ..... ;
High byte of return address, ..... ;
Low byte of second subscript (column element), ;
High byte of second subscript (column element), ;
Low byte of first subscript size, in bytes, ..... ;
High byte of first subscript size, in bytes, ; ..... ;
Low byte of first subscript (row element),
High byte of first subscript (row element), ..... ;Low byte of array base address,
;
High byte of array base address, ..... ;
NOTE:The first subscript size is length of a row;
in bytes ..... ;
```

;
Exit: Register $H=$ High byte of element address ..... ;
Register $L=$ Low byte of element address ..... ;

```Registers used: AF,BC,DE,HL;-
```

Time: Approximately 1100 cycles ..... ;
Program 44 bytes Size: ..... ;
Data 4 bytes ..... ;

```D2BYTE:
```

```POP HL
```

LD (RETADR),HL
;GET SECOND SUBSCRIPT

```LD (SS2),HL;GET SIZE OF FIRST SUBSCRIPT (ROW LENGTH), FIRST SUBSCRIPT
POP DE ;GET LENGTH OF ROW
POP BC ;GET FIRST SUBSCRIPT
```

```; ALGORITHM. PRODUCT IS IN HL
```

LD HL,O $\quad$;PRODUCT $=0$
LD A,15 $\quad$ COUNT $=$ BIT LENGTH - 1
MLP:

```
SLA E FHIFT LOW BYTE OF MULTIPLIER
```

RL D ;ROTATE HIGH BYTE OF MULTIPLIER

```
UR NC.MLP1 ; JUMP IF MSB OF MLILTIPLIER \(=0\)
ADD HL,BC ;ADD MLLTTPLICAND TO PARTIAL PRODUC:TMLP1:HL, BC; SHIFT PARTIAL PRODUCTDEC AJR NZ,MLP :CONTINUE THROUGH 15 BITS
```

; DO LAST ADD IF MSB OF MULTIPLIER IS 1
OR $\quad D \quad$ :SIGN FLAG $=$ MSB OF MULTIPLIER

```
IP P,MLP2
ADD HL,BC ;ADD IN MULTIPLICAND IF SIGN = 1
;ADD IN SECOND SUBSCRIPT
MLP2:
LD DE, (SS2)
ADD HL,DE
; ADD BASE ADDRESS TO FORM FINAL ADDRESS
POP DE ;GET BASE ADDRESS OF ARRAY
ADD HL,DE ;ADD BASE TO INDEX
; RETURN TO CALLER
LD DE,(RETADR) ;RESTORE RETURN ADDRESS TO STACK
PUISH DE
RET
; DATA
```

```
\begin{tabular}{llll} 
RETADR: DS & 2 & TEMPORARY FOR RETURN ADDRESS \\
SS2: & DS & 2 & TEMPORARY FOR SECOND SUBSCRIFT
\end{tabular}
; SAMPLE EXECUTION:
SC5C:
```



```
JR Scsc.
; DATA
SUBS1: DW 2
SSUBS1: DW 8
SUBS2: DW 4
```

```
;SUBSCRIPT 1
```

;SUBSCRIPT 1
;SIZE OF SUBSCRIPT 1
;SIZE OF SUBSCRIPT 1
SUBSCRIPT 2
SUBSCRIPT 2
; THE ARRAY (3 ROWS OF 8 COLUMNS)
ARY: $\quad \mathrm{DB} \quad 1,2,3,4,5,6,7,8$
DB $\quad 9,10,11,12,13,14,15,16$
DB $17,18,19,20,21,22,23,24$
END

```

\title{
Two-Dimensional Word Array \\ Indexing (D2WORD)
}

Calculates the starting address of an element of a two-dimensional word-length (16-bit) array, given the base address of the array, the two subscripts of the element, and the size of a row in bytes. The array is assumed to be stored in row major order (that is, by rows) and both subscripts are assumed to begin at 0 .

Procedure: The program multiplies the row size (in bytes) times the row subscript (since the elements are stored by row), adds the product to the doubled column subscript (doubled because each element occupies two bytes), and adds the sum to the base address. The program uses a

\footnotetext{
Registers Used: AF, BC, DE, HL
Execution Time: Approximately 1100 cycles, depending mainly on how long it takes to multiply row size times row subscript
Program Size: 45 bytes
Data Memory Required: Four bytes anywhere in memory to hold the return address (two bytes starting at address RETADR) and the column subscript (two bytes starting at address SS2)
}
standard shift-and-add algorithm (see Subroutine 6 A ) to multiply.

\section*{Entry Conditions}

\section*{Order in stack (starting at the top)}

Less significant byte of return address
More significant byte of return address
Less significant byte of column subscript
More significant byte of column subscript
Less significant byte of size of rows (in bytes)
More significant byte of size of rows (in bytes)
Less significant byte of row subscript
More significant byte of row subscript
Less significant byte of base address of array
More significant byte of base address of array

\section*{Exit Conditions}

Starting address of element in HL
The element occupies the address in HL and the next higher address

\section*{Examples}

Result: Element starting address \(=5 \mathrm{E} 14_{16}+0005_{16} *\) \(001 \mathrm{C}_{16}+0008_{16} * 2=5{\mathrm{E} 14_{16}}+008 \mathrm{C}_{16}+\) \(0010_{16}=5 \mathrm{EBO}_{16}\)
That is, the starting address of \(\operatorname{ARRAY}(5,8)\) is \(5 E B 0_{16}\) and the element occupies \(5 E B 0_{16}\) and \(5 E B 1_{16}\)
2. Data: \(\quad\) Base address \(=B 100_{16}\)

Column subscript \(=0002_{16}\)
Size of a row (in bytes) \(=0008_{16}\) (i.e., each row has four word-length elements)
Row subscript \(=0006_{16}\)

Result: Element starting address \(=\mathrm{B} 100^{16}+0006_{16}\) * \(0008_{16}+0002_{16} * 2=\mathrm{B} 100_{16}+0030_{16}+\) \(0004_{16}=\) B134 16
That is, the starting address of \(\operatorname{ARRAY}(6,2)\) is \(\mathrm{B} 134_{16}\) and the element occupies \(\mathrm{B} 134_{16}\) and \(\mathrm{Bl}_{135} 16\)

The general formula is
```

ELEMENT STARTING ADDRESS = ARRAY
BASE ADDRESS + ROW SUBSCRIPT *
SIZE OF ROW + COLUMN SUBSCRIPT * 2

```

Note that one parameter of this routine is the size of a row in bytes. The size for word-length elements is the number of columns per row times 2 (the size of an element in bytes). The reason we chose this parameter rather than the number of columns or the maximum column index is that this parameter can be calculated once (when the array bounds are determined) and used whenever the array is accessed. The alternative parameters (number of columns or maximum column index) would require extra calculations during each indexing operation.


D2WORD:
;SAVE RETURN ADDRESS
POP HL
LD (RETADR),HL
;GET SECOND SUBSCRIPT, MULLTIPLY BY 2 FOR WORD-LENGTH ELEMENTS POP HL
ADD HL,HL \(\quad\); 2
LD (SS2),HL
; GET SIZE OF FIRST SUBSCRIPT (ROW LENGTH), FIRST SUBSCRIPT
POP DE ;GET LENGTH OF ROW
POP BC ;GET FIRST SUBSCRIPT
;MULTIPLY FIRST SUBSCRIPT * ROW LENGTH USING SHIFT AND ADD ; ALGORITHM. PRODUCT IS IN HL
LD \(\mathrm{HL}, \mathrm{O} \quad\);PRODUCT \(=0\)
LD A,15 \(\quad\) COUNT \(=\) BIT LENGTH - 1
MLP:
\begin{tabular}{lll} 
SLA & \(E\) & ;SHIFT LOW BYTE OF MLILTIPLIER \\
RL & D & ;ROTATE HIGH BYTE OF MULTIPLIER
\end{tabular}
\begin{tabular}{lll} 
IR & NC,MLP1 & :JUMP IF MSB OF MULTIPLIER \(=0\) \\
ADN & \(H L, B C\) & ADD MULLTPLICAND TO PARTIAL PRODUC:T
\end{tabular}

ADD HL,HL ;SHIFT PARTIAL PRODUCT
DEC A
JR NZ,MLP ;CONTINUE THROLGH 15 BITS
; ADD MULTIPLICAND IN LAST TIME IF MSB OF MULTIPLIER IS 1
OR D :SIGN FLAG = MSB OF MULTIPLIER
JP P,MLP2
ADD \(\mathrm{HL}, \mathrm{BC} \quad\);ADD IN MULTIPLICAND IF SIGN \(=1\)
MLP2:
;ADD IN SECOND SUBSCRIPT
LD DE, (SS2)
ADD HL,DE
; ADD BASE ADDRESS TO FORM FINAL ADDRESS
POP DE ;GET BASE ADDRESS OF ARRAY
ADD HL,DE ;ADD BASE TO INDEX
; RETURN TO CALLER
LD DE, (RETADR) ;RESTORE RETURN ADDRESS TO STACK
PUSH DE
RET

\section*{; DATA}


\title{
N-Dimensional Array \\ Indexing (NDIM)
}

Calculates the starting address of an element of an N -dimensional array given the base address and N pairs of sizes and subscripts. The size of a dimension is the number of bytes from the starting address of an element to the starting address of the element with an index one larger in the dimension but the same in all other dimensions. The array is assumed to be stored in row major order (that is, organized so that subscripts to the right change before subscripts to the left).

Note that the size of the rightmost subscript is simply the size of the elements (in bytes); the size of the next subscript is the size of the elements times the maximum value of the rightmost subscript plus 1, and so forth. All subscripts are assumed to begin at 0 . Otherwise, the user must normalize the subscripts. (See the second example at the end of the listing.)

Procedure: The program loops on each dimension, calculating the offset in that dimension as the subscript times the size. If the size is an easy

Registers Used: AF, BC, DE, HL
Execution Time: Approximately 1300 cycles per dimension plus 165 cycles overhead (depending mainly on how much time is required to perform the multiplications)
Program Size: 120 bytes
Data Memory Required: Five bytes anywhere in memory to hold the return address (two bytes starting at address RETADR), the accumulated offset (two bytes starting at address OFFSET), and the number of dimensions (one byte at address NUMDIM)
Special Case: If the number of dimensions is 0 , the program returns with the base address in HL.
case (an integral power of 2), the program reduces the multiplication to left shifts. Otherwise, it performs each multiplication using the shift-and-add algorithm of Subroutine 6A. Once the program has calculated the overall offset, it adds that offset to the base address to obtain the starting address of the element.

\section*{Entry Conditions}

Order in stack (starting from the top)

Less significant byte of return address
More significant byte of return address
Less significant byte of number of dimensions
More significant byte of number of dimensions (not used)
Less significant byte of size of rightmost dimension
More significant byte of size of rightmost dimension

Less significant byte of rightmost subscript
More significant byte of rightmost subscript

\section*{Exit Conditions}

Starting address of element in HL
The element occupies memory addresses START through START + SIZE - 1, where START is the calculated address and SIZE is the size of an element in bytes.

\title{
Less significant byte of size of leftmost dimension
}

More significant byte of size of leftmost dimension
Less significant byte of leftmost subscript
More significant byte of leftmost subscript
Less significant byte of base address of array
More significant byte of base address of array

\section*{Example}
\begin{tabular}{ll} 
1. Data: & Base address \(=3 \mathrm{C} 00_{16}\) \\
& Number of dimensions \(=0003_{16}\) \\
& Rightmost subscript \(=0005_{16}\) \\
& Rightmost size \(=0003_{16}(3\)-byte entries) \\
& Middle subscript \(=0003_{16}\) \\
& Middle size \(=0012_{16}(\) six 3 -byte entries) \\
& Leftmost subscript \(=0004_{16}\) \\
& Leftmost size \(=007 \mathrm{E}_{16}(\) seven sets of six 3- \\
& byte entries) \\
Result: & Element starting address \(=3 \mathrm{C}_{2} 0_{16}+0005_{16} *\) \\
& \(0003_{16}+0003_{16} * 0012_{16}+0004_{16} *\) \\
& \(007 \mathrm{E}_{16}=3 \mathrm{CO}_{16}+000 \mathrm{~F}_{16}+0036_{16}+\) \\
\(01 \mathrm{~F} 8_{16}=3 \mathrm{E} 3 \mathrm{D}_{16}\) \\
& That is, the element is \(\mathrm{ARRAY}(4,3,5)\); it \\
occupies addresses \(3 \mathrm{E} 3 \mathrm{D}_{16}\) through \(3 \mathrm{E} 3 \mathrm{~F}_{16}\) \\
(the maximum values of the various sub-
\end{tabular}

The general formula is
STARTING ADDRESS \(=\) BASE ADDRESS + N-1
\(\sum_{\mathrm{i}=0} \operatorname{SUBSCRIPT}_{\mathrm{i}} *\) SIZE \(_{\mathrm{i}}\)
where
N is the number of dimensions SUBSCRIPT \(_{i}\) is the \(i\) th subscript SIZE \(_{i}\) is the size of the \(i\) th dimension

Note that we use the size of each dimension as a parameter to reduce the number of repetitive multiplications and to generalize the procedure. The sizes can be calculated and saved as soon as the bounds of the array are known. Those sizes can then be used whenever indexing is performed on that array. Obviously, the sizes do not change if the bounds are fixed, and they should not be recalculated as part of each indexing operation. The sizes are also general, since the elements can themselves consist of any number of bytes.
; ..... ;;
Title N-dimensional array indexing ..... ; ..... ;
Name: NDIM ..... ;
;
Purpose: Calculate the address of an element in an ..... ;\(N\)-dimensional array given the base address,\(N\) pairs of size in bytes and subscript, and the ;number of dimensions of the array. The array is;assumed to be stored in row major order;
( \(A[0,0,0], A[0,0,1], \ldots, A[0,1,0], A[0,1,1], \ldots)\). ..... ;Also, it is assumed that all dimensions beginAlso, it is assumed that all dimensions begin ;
at 0 as in the fallowing Pascal declaration:
A: ARRAY[0..10,0..3,0..5] OF SOMETHING
For arrays that do not begin at o boundaries, ;
normalization must be performed before calling ;this routine. An example is given at the end.TOP OF STACK;
;
Low byte of return address, ..... ;
High byte of return address, ..... ;
Low byte of number dimensions, ..... ;
High byte of number dimensions (not used), ..... ;
Low byte of dim \(N-1\) size ..... ;
High byte of \(\operatorname{dim} N-1\) size ..... ;
Low byte of \(\operatorname{dim} N-1\) subscript ..... ;
High byte of \(\operatorname{dim} N-1\) subscript ..... ;
Low byte of \(\operatorname{dim} \mathrm{N}-2\) size ..... ;
High byte of \(\operatorname{dim} \mathrm{N}-2\) size ..... ;
Low byte of \(\operatorname{dim} \mathrm{N}-2\) subscript ..... ;
High byte of dim \(N-2\) subscript ..... ;
- ..... ;
- ..... ;
- ..... ;
Low byte of dim o size ..... ;
High byte of dim 0 size ..... ;
Low byte of dim 0 subscript ..... ;
High byte of dim 0 subscript ..... ;
Low byte of array base address ..... ;
High byte of array base address ..... ;
NOTE: ..... ;
All sizes are in bytes ..... ;
Exit: \(\quad\) Register \(H=\) High byte of address ..... ; ..... ;
Register \(L=\) Low byte of address ..... ;
Registers used: AF, BC, DE, HL ..... ;;
Time: Approximately 1300 cycles per dimension ..... ;
plus 165 cycles overhead ..... ;
```

; Size: Program 120 bytes ;
; Size: Pragram 120 bytes ;
;
;
;
NDIM:
;POP PARAMETERS
POP HL
LD (RETADR),HL
;OFFSET := 0
LD HL,O
LD (OFFSET),HL
;GET NUMBER OF DIMENSIONS AND TEST FOR O
POP HL
LD A,L
LD (NUMDIM),A ;GET NUMBER OF DIMENSIONS
OR A ;TEST FOR O
IR Z,ADBASE ;RETURN WITH BASE ADDRESS IN HL
; IF THERE ARE NO DIMENSIONS
: LOOP ON EACH DIMENSION
; DOING OFFSET := OFFSET + (SUBSCRIPT * SIZE)
LOOP:
POP DE ;GET SIZE
POP HL ;GET SUBSCRIPT
CALL NXTOFF ;OFFSET := OFFSET + (SUBSCRIPT * SIZE)
LD HL,NUMDIM
DEC (HL) :DECREMENT NLIMBER OF DIMENSIONS
IR NZ,LOOP ;CONTINUE THROUGH ALL DIMENSIONS
ADBASE:

```
```

;CALCULATE STARTING ADDRESS OF ELEMENT

```
;CALCULATE STARTING ADDRESS OF ELEMENT
;OFFSET = BASE + OFFSET
;OFFSET = BASE + OFFSET
LD HL, (OFFSET)
LD HL, (OFFSET)
POP DE ;GET BASE ADDRESS
POP DE ;GET BASE ADDRESS
ADD HL,DE ;SUM WITH OFFSET
ADD HL,DE ;SUM WITH OFFSET
;RESTORE RETURN ADDRESS AND EXIT
;RESTORE RETURN ADDRESS AND EXIT
LD DE, (RETADR)
LD DE, (RETADR)
PUSH DE
PUSH DE
RET
RET
;------------------------------------------
;------------------------------------------
; SUBROUITINE NXTOFF
; SUBROUITINE NXTOFF
;PURPOSE: OFFSET := OFFSET + (SUBSCRIPT * SIZE);
;PURPOSE: OFFSET := OFFSET + (SUBSCRIPT * SIZE);
; ENTRY: OFFSET = CURRENT OFFSET
; ENTRY: OFFSET = CURRENT OFFSET
; DE = CURRENT SIZE OF THIS DIMEMSION
; DE = CURRENT SIZE OF THIS DIMEMSION
; HL = CURRENT SUBSCRIPT
; HL = CURRENT SUBSCRIPT
;EXIT: OFFSET = OFFSET + (SUBSCRIPT + SIZE);
;EXIT: OFFSET = OFFSET + (SUBSCRIPT + SIZE);
;REGISTERS USED: AF, BC, DE, HL
;REGISTERS USED: AF, BC, DE, HL
;----------------------------------
```

;----------------------------------

```
\begin{tabular}{|c|c|c|c|}
\hline \multicolumn{4}{|l|}{NXTOFF:} \\
\hline & PLISH & HL & ; SAVE CURRENT SUBSCRIPT IN STACK \\
\hline & ; CHECK & IF SIZE IS POWER & OF 2 LESS THAN 256 \\
\hline & LD & A, II & \\
\hline & OR & A & ; HIGH BYTE = 0 ? \\
\hline & UR & NZ, BIGSZ & ; JUMP IF SIZE IS LARGE \\
\hline & LD & A, E & ; \(A=\) LOW BYTE OF SIZE \\
\hline & LD & HL, EASYAY & ; \(\mathrm{HL}=\mathrm{BASE}\) ADDRESS OF EASYAY \\
\hline & LD & B,SZEASY & ; \(\mathrm{B}=\) SIIE OF EASY ARRAY \\
\hline & LD & C, 0 & ; \(\mathrm{C}=\) SHIFT COUNTER \\
\hline \multicolumn{4}{|l|}{EASYLP:} \\
\hline & CP & (HL) & \\
\hline & JR & Z, ISEASY & ; JUMP IF SIZE IS A PQWER OF 2 \\
\hline & INC & \[
\mathrm{HL}
\] & ; INCREMENT TO NEXT BYTE OF EASYAY \\
\hline & INC & C. & ; INCREMENT SHIFT COUNTER \\
\hline & D.INZ & EASYLP & ; DECREMENT COUUNT \\
\hline & JR & BIGSZ & ; JUMP IF SIZE IS NOT EASY \\
\hline \multicolumn{4}{|l|}{ISEASY:} \\
\hline & POP & HL & ; GET SUBSCRIPT \\
\hline & LD & A, C & ; GET NUMBER OF SHIFTS \\
\hline & OR & A & ; TEST FOR 0 \\
\hline & JR & Z, ADDOFF & ; JUMP IF SHIFT FACTOR \(=0\) \\
\hline & \multicolumn{3}{|l|}{; ELEMENT SIZE * SUBSCRIPT REDLICES TO LEFT SHIFTS} \\
\hline & LD & B,A & ; \(\mathrm{B}=\) SHIFT COUNT \\
\hline \multicolumn{4}{|l|}{SHIFT:} \\
\hline & ADD & HL, HL & ; MULTIPLY SUBSCRIPT BY 2 \\
\hline & DUNZ & SHIFT & ; CONTINUE UNTIL DONE \\
\hline & JR & ADDOFF & ; DUNE SO ADD OFFSET + SUBSCRIPT \\
\hline \multicolumn{4}{|l|}{BIGSZ:} \\
\hline & \multicolumn{3}{|l|}{;SIZE IS NOT POWER OF 2, MULTIPLY} \\
\hline & \multicolumn{3}{|l|}{; ELEMENT SIZE TIMES SUBSCRIPT THE HARD WAY} \\
\hline & POP & BC & ; GET SUBSCRIPT \\
\hline & \multicolumn{3}{|l|}{; MULTIPLY FIRST SUBSCRIPT * ROW LENGTH USING SHIFT AND ADD} \\
\hline & \multicolumn{3}{|l|}{; ALGORI THM. RESULT IS IN HL} \\
\hline & \multicolumn{3}{|l|}{; \(\mathrm{BC}=\) SUBSCRIPT (MULTIPLICAND)} \\
\hline & \multicolumn{3}{|l|}{; DE = SIZE (MULTIPLIER)} \\
\hline & LD & HL, 0 & ; PRODUCT \(=0\) \\
\hline & LD & A, 15 & ; COUNT = BIT LENGTH - 1 \\
\hline \multicolumn{4}{|l|}{} \\
\hline & SLA & E & ; SHIFT LOW BYTE OF MULTIPLIER \\
\hline & RL & D & ; ROTATE HIGH BYTE OF MULTIPLIER \\
\hline & JR & NC, MLP 1 & ; JUMP IF MSB OF MULTIPLIER \(=0\) \\
\hline & ADD & HL, BC & ; ADD MULTIPLICAND TO PARTIAL PRODUCT \\
\hline \multirow[t]{6}{*}{MLP1:} & ADD & HL, HL & ; SHIFT PARTIAL PROLUCT \\
\hline & DEC & A & \\
\hline & UR & NZ, MLP & ; CONTINUE THROLIGH 15 BITS \\
\hline & ; ADD IN & MULTIPLICAND LAST & T TIME IF MSB OF MLILTIPLIER IS 1 \\
\hline & OR & D ; & ;SIGN FLAG = MSB OF MULTIPLIER \\
\hline & JP & P, ADDOFF & \\
\hline
\end{tabular}

```

7
-
; SAMPLE EXECUTION:
;
;

```
SAMPLE EXECUTION: ..... ;
;
```;
```

SC5E:
;FIND ADDRESS OF AY1[1,3,0]
SINCE LOWER BOUNDS OF ARRAY ..... 1 ARE ALL ZERO IT IS NOT
; NECESSARY TO NORMALIZE THEM
; PUSH BASE ADDRESS OF ARRAY 1
LD ..... HL, AY1
PUSH HL
;PUSH SUBSCRIPT/SIZE FOR DIMENSION 1
LD ..... HL, 1
PUSH HL
HL, A1SZ1
PUSH HL ;SIZE
;PUSH SUBSCRIPT/SIZE FOR DIMENSION 2
LD ..... HL, 3
LD HL,A1SZ2
PUSH HL ;SIZE
;PUSH SUBSCRIPT/SIZE FOR IIMENSION ..... 3
LD ..... HL, O

; CALCULATE ADDRESS OF AY2[-1,6]
; SINCE LOWER BOUNDS OF AY2 DO NOT START AT O, SUBSCRIPTS
; MUST BE NORMALIZED

| $\begin{aligned} & \text {;PUSH } \\ & \text { LD } \\ & \text { PUSH } \end{aligned}$ | base address of ar HL, AY2 HL |  |  |
| :---: | :---: | :---: | :---: |
| ; PUSH | (SUBSCRIPT - LOWER | BOUND)/SIZE FOR DIMENSION | 1 |
| LD | HL, -1 |  |  |
| LD | DE, -A2D1L | ; NEGATIVE OF LOWER BOUND |  |
| ADD | HL, DE | ; ADD NEGATIVE TO NORMALIZE | то 0 |
| PUSH | HL | ; SUBSCRIPT |  |
| LD | HL, A2SZ 1 |  |  |
| PUSH | HL | ;SIZE |  |

; PUSH (SUBSCRIPT - LOWER BOUND)/SIZE FOR DIMENSION 2
LD HL, 6
LD DE,-A2D2L ;NEGATIVE OF LOWER BOUND
ADD HL,DE ;ADD NEGATIVE TO NORMALIZE TO O
PUSH HL ;SUBSCRIPT
LD HL,A2SZ2
PUSH HL ;SIZE
; PUSH NUMBER OF DIMENSIONS
LD HL,A2DIM
PUSH HL
CALL NDIM ;CALCULATE ADDRESS
; AY=STARTING ADDRESS OF ARY1( $-1,6$ )
$=A R Y+(((-1)-(-5)) * 18)+((6-2) * 2)$
$=A R Y+80$
JR SCSE
; DATA
;AY1 : ARRAY[A1D1L..A1D1H,A1D2L..A1D2H,A1D3L..A1D3H] 3-BYTE ELEMENTS


ARRAY MANIPULATION

| A1D3L | EQU | 0 | ; LOW BOUND OF DIMENSION 3 |
| :---: | :---: | :---: | :---: |
| A1D3H | EQU | 6 | :HIGH BOUND OF DIMENSION 3 |
| A1523 | EQU | 3 | ;SIZE OF ELEMENT IN DIMENSION 3 |
| A1S22 | EQU | ( (A1D3H-A1D3L) + 1) *A1S23 | ;SIZE OF ELEMENT IN DIMENSION 2 |
| A1SZ1 | EQU | ( (A1D2H-A1D2L) + 1) *A1SZ2 | ;SIZE OF ELEMENT IN DIMENSION 1 |
| AY1: | DS | $((A 1 D 1 H-A 1 D 1 L)+1) * A 1 S Z 1$ | ; ARRAY |
| ; AY2 : | ARRAY[A1D1L..A1D1H,A1D2L. A1D2H] |  | OF WORD |
| ; | [ | -5.. $-1,2 \ldots 10$ ] |  |
| A2DIM | EQU | 2 | ; NUMBER OF DIMENSIONS |
| A2D1L | EQU | -5 | ; LOW BOUND OF DIMENSION 1 |
| A2D1H | EQU | -1 | ;HIGH BOUND OF DIMENSION 1. |
| A2D2L | EQU | 2 | ; LOW BOUND OF DIMENSION 2 |
| A2D2H | EQU | 10 | ; HIGH BOUND OF DIMENSIDN 2 |
| A2SZ2 | EQU | 2 | ;SIZE OF ELEMENT IN DIMENSION 2 |
| A2SZ1 | EQU | ( (A2D2H-A2D2L) + 1) ※A2SZ2 | ;SIZE OF ELEMENT IN DIMENSION 1 |
| AY2: | DS | ( (A2D1H-A2D1L) + 1) ※A2SZ1 | ; ARRAY |
|  | END |  |  |

Multiplies two 16 -bit operands and returns the less significant (16-bit) word of the product.

Procedure: The program uses an ordinary shift-and-add algorithm, adding the multiplicand to the partial product each time it finds a 1 bit in the multiplier. The partial product and the multiplier are shifted left 15 times (the number of bits in the multiplier minus 1) to produce proper alignment. The more significant 16 bits of the product are lost.

Registers Used: AF, BC, DE, HL
Execution Time: Approximately 865 to 965 cycles, depending largely on the number of 1 bits in the multiplier
Program Size: 22 bytes
Data Memory Required: None

## Entry Conditions

Multiplicand in HL Multiplier in DE

## Exit Conditions

Less significant word of product in HL

## Examples

1. Data: $\quad$ Multiplier $=0012_{16}$ Multiplicand $=03 \mathrm{Dl}_{16}$
Result: $\quad$ Product $=44 \mathrm{~B} 2_{16}$
The more significant word is 0 .

Note that MUL16 returns only the less significant word of the product to maintain compati-
2. $\begin{aligned} \text { Data: } & \text { Multiplier }=37 \mathrm{D} 1_{16} \\ & \text { Multiplicand }=\mathrm{A} 045_{16} \\ \text { Result: } & \text { Product }=\mathrm{AB} 55_{16} \\ & \text { This is actually the less significant 16-bit word } \\ & \text { of the 32-bit product 22F1AB55 } \\ & \end{aligned} . \begin{aligned} & \text { 2 }\end{aligned}$
bility with other 16-bit arithmetic operations. The more significant word of the product is lost.Title G-bit Multiplication;
Name: MULi6 ..... ;;
Purpose: Multiply 2 signed or unsigned 16-bit words and ; return a 16-bit signed or unsigned product ;
;
; Answers needing more than 16 bits: bits higher;
;
;
;
;
;
;
;
;
;
;
;
;
;
;
;
;
MUL16:
; INITIALIZE PARTIAL PRODUCT, BIT COUNT

| LD | $C, L$ | ;BC $=$ MULTIPLIER |
| :--- | :--- | :--- |
| LD | $B, H$ |  |
| LD | $H L, 0$ | ;PRODUCT $=0$ |
| LD | $A, 15$ | ;COUNT $=$ BIT LENGTH - |

: SHIFT-AND-ADD ALGORITHM
: IF MSB OF MLILTIPLIER IS 1, ADD MLILTPLICAND TO PARTIAL PRODUCT
SHIFT PARTIAL PROLUCT, MULTIPLIER LEFT 1 BIT
MLP:

| SLA | E | ; SHIFT MLILTPLIER LEFT 1 BIT |
| :---: | :---: | :---: |
| RL | D |  |
| UR | NC, MLP 1 | ; $\$ UMP IF MSB OF MULTIPLIER $=0$ |
| ADD | HL, BC | ; ADD MULTIPLICAND TO PARTIAL PRODUCT |
| ADD | HL, HL | ; SHIFT PARTIAL PRODUCT LEFT |
| DEC | A |  |
| JR | NZ, MLP | ; CONTINUE UNTIL COUNT $=0$ |

;ADD MULTIPLICAND ONE LAST TIME IF MSB OF MULTIPLIER IS 1

| OR | $D$ | :SIGN FLAG = MSB OF MULTIPLIER |
| :--- | :--- | :--- |
| RET | $P$ | EXIT IF MSB OF MULTIPLIER IS O |
| ADD | $H L, B C$ | ADD MULTIPLICAND TO PRODUCT |

ADD $\quad \mathrm{HL}, \mathrm{BC}$ ;ADD MULTIPLICAND TO PRODUCT
RET

SCEA:

| LD | HL, -2 | ; HL = MLLTIPLICAND |
| :---: | :---: | :---: |
| LD | DE, 1023 | ; DE = MLLTIPLIER |
| CALL | MUL 16 | ; 16 -BIT MULTIPLY |
|  |  | ; RESULT OF $1023 *-2=-2046=0 F 802 \mathrm{H}$ |
|  |  | ; REGISTER L = 02H |
|  |  | ; $\quad \mathrm{H}=\mathrm{FBH}$ |
| JR | SC6A |  |
| END |  |  |

## 16-Bit Division (SDIV16, UDIV16)

Divides two 16-bit operands and returns the quotient and the remainder. There are two entry points: SDIV16 divides two 16-bit signed operands, whereas UDIV16 divides two 16 -bit unsigned operands. If the divisor is 0 , the Carry flag is set to 1 and both quotient and remainder are set to 0 ; otherwise, the Carry flag is cleared.
Procedure: If the operands are signed, the program determines the sign of the quotient and takes the absolute values of any negative operands. It must also retain the sign of the dividend, since that determines the sign of the remainder. The program then performs an unsigned division using a shift-and-subtract algorithm. It shifts the quotient and dividend left, placing a 1 bit in the quotient each time a trial subtraction is successful. If the operands are signed, the program must negate (that is, subtract from 0) the quotient or remainder if either is negative. The

[^2]Carry flag is cleared if the division is proper and set if the divisor is 0 . A 0 divisor also causes a return with the quotient and remainder both set to 0 .

## Entry Conditions

Dividend in HL
Divisor in DE

## Exit Conditions

Quotient in HL
Remainder in DE
If the divisor is non-zero, Carry $=0$ and the result is normal.
If the divisor is 0 , Carry $=1$ and both quotient and remainder are 0000 .

## Examples

| 1. Data: | Dividend $=03 E 0_{16}$ <br> Divisor $=00 \mathrm{~B} 6_{16}$ |
| ---: | :--- |
| Result: | Quotient (from UDIV16) $=0005_{16}$ |
|  | Remainder (from UDIV16) $=0052_{16}$ <br>  Carry $=0$ (no divide-by- error) |

The remainder of a signed division may be either positive or negative. In this procedure, the remainder always takes the sign of the dividend. A negative remainder can easily be converted into one that is always positive. Simply subtract

1 from the quotient and add the divisor to the remainder. The result of Example 2 is then

```
Quotient \(=\mathrm{FFF}_{16}=-14_{10}\)
Remainder (always positive) \(=0068_{16}\)
```

;
Divide 2 signed 16-bit words and return a
16-bit signed quotient and remainder ..... ;
;16-bit unsigned quotient and remainder;
Register $L=$ Low byte of dividend ..... ;Register $E=$ Low byte of divisor;Register $L$ Low byte of auotient;Register $H=H i g h$ byte of quotient;
Register $E$ Low byte of remainder ..... ;
;If no errors then
carry:=0 ..... ;
divide-by-zero error ..... ;quotient $:=0$;
remainder := 0 ..... ;
Registers used: AF, $\mathrm{BC}, \mathrm{DE}, \mathrm{HL}$ ..... ;
Time:Program 108 bytesData 3 bytes;
; SIGNED DIVISION
; DETERMINE SIGN OF QUOTIENT BY EXCLUSIVE ORING HIGH BYTES
; OF DIVIDEND AND DIVISOR. QUOTIENT IS POSITIVE IF SIGNS
are the same, negative if signs are different
;
; REMAINDER HAS SAME SIGN AS DIVIDEND
LD A,H ;GET HIGH BYTE OF DIVIDEND
LD (SREM),A ; SAVE AS SIGN OF REMAINDER
XOR D ;EXCLUSIVE OR WITH HIGH BYTE OF DIVISOR
LD (SQUOT),A ;SAVE SIGN OF QUOTIENT
; TAKE ABSOLUTE VALUE OF DIVISOR
LD $\quad A, D$
OR A
JP P,CHKDE ;JUMP IF DIVISOR IS POSITIVE
SUB A ; SUBTRACT DIVISOR FROM ZERO
SUB $E$
$\begin{array}{lll}\text { LD } & \text { E,A } \\ \text { SBC } & \text { A,A PROPAGATE BORROW (A=FF IF EORROW) }\end{array}$
SUB D
LD D, A
; take absolute value of dividend
CHKDE:
LD A,H
OR A
JP P,DODIV ;JUMP IF DIVIDEND IS POSITIVE
SUB A ;SUBTRACT DIVIDEND FROM ZERO
SUB L
LD L,A
SBC A,A ;PROPAGATE BORROW (A=FF IF BORROW)
SUB $\quad H$
LD $\quad \mathrm{H}, \mathrm{A}$

DoDIV:
;DIVIDE ABSOLUTE VALUES
CALL UDIV16
RET C ;EXIT IF DIVIDE BY ZERO


DOREM:


```
RET P ;RETURN IF REMAINDER IS POSITIVE
SUB A ;SUBTRACT REMAINDER FROM ZERO
SUB E
LD E,A
SBC A,A ;PROPAGATE BORROW (A=FF IF BORROW)
SUB D
LD D,A
RET
;UNSIGNED DIVISION
UnIV16:
;CHECK FOR DIVISION BY ZERO
LD A,E
OR D
JR NZ,DIVIDE :ERANCH IF IIVISOR IS NON-ZERO
LD HL,O ;DIVIDE BY O ERROR
LD D,H
LD E,L
SCF :SET CARRY, INVALID RESULT
RET
DIVIDE:
\begin{tabular}{lll} 
LD & \(C, L\) & \(; C=\) LOW BYTE OF DIVIDEND/QUOTIENT \\
LD & \(A, H\) & \(; A=H I G H\) BYTE OF DIVIDEND/QUOTIENT \\
LD & \(H L, O\) & HL = REMAINDER \\
LD & \(B, 16\) & IG BITS IN DIVIDEND \\
OR & \(A\) & CLEAR CARRY TO START
\end{tabular}
DVLOOP:
; SHIFT NEXT BIT OF QUOTIENT INTO BIT O OF DIVIDEND ; SHIFT NEXT MOST SIGNIFICANT BIT OF DIVIDEND INTO ; LEAST SIGNIFICANT BIT OF REMAINDER
; BC HOLDS BOTH DIVIDEND AND QUOTIENT. WHILE WE SHIFT A
; BIT FROM MSB OF DIVIDEND, WE SHIFT NEXT BIT OF QUOTIENT
; IN FROM CARRY
;HL HOLDS REMAINDER
;
; DO A 32-BIT LEFT SHIFT, SHIFTING
; CARRY TO C., C TO A, A TO L, L TO H
RL C. ©CARRY (NEXT BIT OF QUOTIENT) TO BIT O,
RLA ; SHIFT REMAINING BYTES
RL L
; CLEARS CARRY SINCE HL WAS O
; IF REMAINDER IS GREATER THAN OR EQUAL TO DIVISOR, NEXT ; BIT QF QUOTIENT IS 1. THIS BIT GOES TO CARRY PUSH HL ; SAVE CURRENT REMAINDER SBC HL,DE ;SUBTRACT DIVISOR FROM REMAINDER CCF ;COMPLEMENT BORROW SO 1 INDICATES ; A SUCCESSFUL SUBTRACTION ; (THIS IS NEXT BIT OF QUOTIENT)
UR C.,DROP ;UUMF IF REMAINDER IS \(>=\) DIVIDEND EX (SP),HL ;OTHERWISE RESTORE REMAINDER
```

| DROP: |  |  |  |
| :---: | :---: | :---: | :---: |
|  | INC | SP | ; DROP REMAINDER FROM TOP OF STACK |
|  | INC | SP |  |
|  | DJNZ | DVLOOP | ; CONTINUE UNTIL ALL BITS DONE |
|  | ; SHIFT | LAST CARRY BIT | Into quotient |
|  | EX | DE, HL | ; DE = REMAINDER |
|  | RL | c. | ; CARRY TO C |
|  | LD | L, C | ; $L$ = LOW BYTE OF QUOTIENT |
|  | RLA |  |  |
|  | LD | H, A | ; $\mathrm{H}=\mathrm{HIGH}$ BYTE OF QUOTIENT |
|  | OR | A | ; CLEAR CARRY, VALID RESULT |
|  | RET |  |  |
|  | ; DATA |  |  |
| SQUOT: | DS | 1 | ; SIGN OF QUOTIENT |
| SREM: | DS | 1 | ;SIGN OF REMAINDER |
| COUNT: | DS | 1 | ;DIVIDE LOOP COUNTER |
| ; |  |  |  |
| ; |  |  |  |
| ; | SAMPLE | EXECUTION: |  |
| ; |  |  |  |
| ; |  |  |  |
| SC6E: |  |  |  |
|  |  |  | ; SIGNED DIVISION |
|  | LD | HL, -1023 | ; HL = DIVIDEND |
|  | LD | DE, 123 | ; DE = DIVISOR |
|  | CALL | sDIV16 | ; QUOTIENT OF-1023 / $123=-3$ |
|  |  |  | ; L = FBH |
|  |  |  | ; $\mathrm{H}=\mathrm{FFH}$ <br> ;REMAINDER OF -1023 / $123=-39$ |
|  |  |  | ; $\mathrm{E}=\mathrm{D9H}$ |
|  |  |  | ; $\mathrm{D}=\mathrm{FFH}$ |
|  |  |  | ; UNSIGNED DIVISION |
|  | LD | HL, 64513 | ; HL = DIVIDEND |
|  | LD | DE, 123 | ; DE = DIVISOR |
|  | CALL | univic | ; QUOTIENT OF $64513 / 123=524$ |
|  |  |  | ; L $\mathrm{L}=\mathrm{OCH}$ |
|  |  |  | $; \bar{H}=02 \mathrm{H}$ |
|  |  |  | ;REMAINDER OF $64513 / 123=61$ |
|  |  |  | $\begin{aligned} & E=3 D H \\ & ; D=0 O H \end{aligned}$ |
|  | JR | SC6B |  |
|  | END |  |  |
|  |  |  |  |

## 16-Bit Comparison (CMP16)

Compares two 16-bit operands and sets the flags accordingly. The Zero flag always indicates whether the numbers are equal. If the operands are unsigned, the Carry flag indicates which is larger (Carry $=1$ if subtrahend is larger and 0 otherwise). If the operands are signed, the Sign flag indicates which is larger ( $\operatorname{Sign}=1$ if subtrahend is larger and 0 otherwise); two's complement overflow is considered and the Sign flag is inverted if it occurs.
Procedure: The program subtracts the subtrahend from the minuend. If two's complement overflow occurs (Parity/Overflow flag=1), the program inverts the Sign flag by EXCLUSIVE ORing the sign bit with 1 . This requires an extra right shift to retain the Carry in bit 7 initially, since XOR always clears Carry. The program then sets Carry to ensure a non-zero result and shifts the data back to the left. The extra left

Registers Used: AF, HL
Execution Time: 30 cycles if no overflow, 57 cycles if overflow
Program Size: 11 bytes
Data Memory Required: None
shift uses ADC A,A rather than RLA to set the Sign and Zero flags (RLA would affect only Carry). Bit 0 of the accumulator must be 1 after the shift (because the Carry was set), thus ensuring that the Zero flag is cleared. Obviously, the result cannot be 0 if the subtraction causes two's complement overflow. Note that after an addition or subtraction, PE (Parity/Overflow flag $=1$ ) means "overflow set" while PO (Parity/Overflow flag $=0$ ) means "overflow clear."

## Entry Conditions

Minuend in HL
Subtrahend in DE

## Exit Conditions

Flags set as if subtrahend had been subtracted from minuend, with a correction if two's complement overflow occurred.

Zero flag $=1$ if the subtrahend and minuend are equal; 0 if they are not equal.

Carry flag $=1$ if subtrahend is larger than minuend in the unsigned sense; 0 if it is less than or equal to the minuend.

Sign flag $=1$ if subtrahend is larger than minuend in the signed sense; 0 if it is less than or equal to the minuend. This flag is corrected (inverted) if two's complement overflow occurs.

## Examples

1. Data: $\begin{array}{ll}\text { Minuend (HL) }=03 E 1_{16} \\ & \text { Subtrahend (DE) }=07 \mathrm{E} 4\end{array}$

Result: Carry $=1$, indicating subtrahend is larger in unsigned sense.
Zero $=0$, indicating operands are not equal.
Sign $=1$, indicating subtrahend is larger in signed sense.
2. Data: Minuend $(\mathrm{HL})=\mathrm{C} 51 \mathrm{~A}_{16}$

Subtrahend (DE) $=\mathrm{C} 51 \mathrm{~A}_{16}$
Result: Carry $=0$, indicating subtrahend is not larger in unsigned sense.
Zero $=1$, indicating operands are equal.
Sign $=0$, indicating subtrahend is not larger in signed sense.
3. Data: Minuend (HL) $=\mathrm{A}_{4} \mathrm{D}_{16}$

Subtrahend $(\mathrm{DE})=77 \mathrm{E1}_{16}$
Result: Carry $=0$, indicating subtrahend is not larger in unsigned sense.
Zero $=0$, indicating operands are not equal.
Sign $=1$, indicating subtrahend is larger in signed sense.

In Example 3, the minuend is a negative two's complement number, whereas the subtrahend is a positive two's complement number. Subtracting produces a positive result $\left(3 \mathrm{C}_{7} \mathrm{C}_{16}\right)$ with two's complement overflow.

|  |  | ; |
| :---: | :---: | :---: |
| Title | 16-bit Compare | ; |
| Name: | C.MP 16 | ; |
|  |  | ; |
|  |  | ; |
| Purpose: | Compare 2 16-bit signed or unsigned words and | ; |
|  | return the $C, Z, S$ flags set or cleared |  |
| Entry: | Register L = Low byte of minuend |  |
|  | Register $H=$ High byte of minuend |  |
|  | Register $E=$ Low byte of subtrahend |  |
|  | Register $\mathrm{D}=$ High byte of subtrahend |  |
| Exit: | Flags returned based on minuend - subtrahend |  |
|  | If both the minuend and subtrahend are 2's |  |
|  | complement numbers, then use the $Z$ and $S$ |  |
|  | flags; |  |
|  | Else use the $Z$ and $C$ flags |  |
|  | IF minuend $=$ subtrahend THEN |  |
|  | $\mathrm{Z}=1, \mathrm{~S}=0, \mathrm{C}=0$ |  |
|  | IF minuend $>$ subtrahend THEN |  |
|  | $Z=0, S=0, C=0$ |  |
|  | IF minuend < subtrahend THEN |  |
|  | $Z=0, S=1, C=1$ |  |
| Registers used: | AF,HL |  |
| Time: | 30 cycles if no overflow, else 57 cycles |  |

;
Size: Program 11 bytes ..... ;
; ..... ;

| OR | A | ; CLEAR CARRY |
| :---: | :---: | :---: |
| SBC | HL, DE | ; SUBTRACT SUBTRAHEND FROM MINUEND |
| RET | PO | ; RETURN IF NO QVERFLOW |
| LD | A, H | ; OVERFLOW - INVERT SIGN FLAG |
| RRA |  | ; SAVE C.ARRY IN BIT 7 |
| XOR | 01000000B | ; COMPLEMENT BIT 6 (SIGN BIT) |
| SCF |  | ; ENSURE A NON-ZERO RESULT |
| ADC | A, A | ; RESTORE CARRY, COMPLEMENTED SIGN |
|  |  | ; ZERQ FLAG $=0$ FOR SURE |



## SAMPLE EXECUTION:

# Multiple-Precision Binary Addition (MPBADD) 

Adds two multi-byte unsigned binary numbers. Both numbers are stored with their least significant bytes at the lowest address. The sum replaces the addend. The length of the numbers (in bytes) is 255 or less.

Procedure: The program clears the Carry flag initially and adds the operands one byte at a time, starting with the least significant bytes. The final Carry flag reflects the addition of the most significant bytes. A length of 00 causes an immediate exit with no addition.

Registers Used: AF, B, DE, HL
Execution Time: 46 cycles per byte plus 18 cycles overhead

Program Size: 11 bytes
Data Memory Required: None
Special Case: A length of 0 causes an immediate exit with the addend unchanged. The Carry flag is cleared.

## Entry Conditions

Base address of addend in HL
Base address of adder in DE
Length of the operands in bytes in B

## Exit Conditions

Addend replaced by addend plus adder

## Example

```
1. Data: Length of operands (in bytes)=6
                Addend = 19D028A193EA 
                Adder = 293EABF059C7 }\mp@subsup{}{16}{
Result: }\quad\mathrm{ Addend = 430ED491EDB1 16
                Carry = 0
```

$;$ ..... ;TitleMultiple-Precision Binary Addition;;
Name: MPBADD ..... ; ..... ;
Purpose:
Purpose: Add 2 arrays of binary bytes ..... ;
Array1 $=$ Array1 + Array2 ..... ;;
; Entry: Register ;

| Entry: | Register pair $H L=$ Base address of array 1 |
| :--- | :--- |
|  | Register pair $D E=B a s e ~ a d d r e s s ~ o f ~ a r r a y ~$ |
|  | Register $B=$ Length of the arrays |
|  |  |
|  | The arrays are unsigned binary numbers with a |
|  | least significant byte, and ARRAY[LENGTH-1] |
|  | the most significant byte. |

;The arrays are unsigned binary numbers with a ;maximum length of 255 bytes, ARRAY[O] is the ;least significant byte, and ARRAY[LENGTH-1] ;the most significant byte.
Exit: Array1 := Array1 + Array2;;
Registers usede AF,B, DE, HL Registers used: AF,B,DE,HL ..... ;
Time: $\quad 46$ cycles per byte plus 18 cycles overhead;
;
Size: Pragram 11 bytes ..... ;
F
; CLEAR CARRY, EXIT IF ARRAY LENGTH IS o

; CLEAR CARRY, TEST ACCUMULATOR
;RETURN IF LENGTH = ZERO

| LD | A, B |  |
| :---: | :---: | :---: |
| AND | A | ; CLEAR CARRY, TEST ACCUMULAT |
| RET | Z | ;RETURN IF LENGTH = ZERO |
| LD | A, (DE) | ; GET NEXT byte |
| ADC | A, (HL) | ; ADD BYTES |
| LD | (HL), A | ; Store sum |
| INC | HL | ; INCREMENT ARRAY1 POINTER |
| INC. | DE | ; INCREMENT ARRAY2 POINTER |
| D.JNZ | LOOP | ; CONTINUE UNTIL COUNTER $=0$ |
| RET |  |  |


| LD | A, B |  |
| :---: | :---: | :---: |
| AND | A | ; CLEAR CARRY, TEST ACCUMULAT |
| RET | Z | ;RETURN IF LENGTH = ZERO |
| LD | A, (DE) | ; GET NEXT byte |
| ADC | A, (HL) | ; ADD BYTES |
| LD | (HL), A | ; Store sum |
| INC | HL | ; INCREMENT ARRAY1 POINTER |
| INC. | DE | ; INCREMENT ARRAY2 POINTER |
| D.JNZ | LOOP | ; CONTINUE UNTIL COUNTER $=0$ |
| RET |  |  |

LOOP:

| LD | A, B |  |
| :---: | :---: | :---: |
| AND | A | ; CLEAR CARRY, TEST ACCUMULAT |
| RET | Z | ;RETURN IF LENGTH = ZERO |
| LD | A, (DE) | ; GEt NEXT byte |
| ADC | A, (HL) | ; ADD BYTES |
| LD | (HL), A | ; Store sum |
| INC | HL | ; INCREMENT ARRAY1 POINTER |
| INC | DE | ; INCREMENT ARRAY2 POINTER |
| DJNZ | LOOF | ; CONTINUE UNTIL COUNTER $=0$ |
| RET |  |  |

; GET NEXT byTE ; ADD BYTES ; STORE SUM
; INCREMENT ARRAYI POINTER ; INCREMENT ARRAY2 POINTER ; CONTINUE UNTIL COUNTER $=0$
;
SAMPLE EXECUTION:
SAMPLE EXECUTION:

Sc6D:

| LD | HL,AY1 |
| :--- | :--- |
| LD | DE,AY2 |
| LD | B,SZAYS |
| CALL | MPBADD |




## Multiple-Precision Binary Subtraction <br> (MPBSUB)

Subtracts two multi-byte unsigned binary numbers. Both numbers are stored with their least significant bytes at the lowest address. The difference replaces the minuend. The length of the numbers (in bytes) is 255 or less.

Procedure: The program clears the Carry flag initially and subtracts the operands one byte at a time, starting with the least significant bytes. The final Carry flag reflects the subtraction of the most significant bytes. A length of 0 causes an immediate exit with no subtraction.

Registers Used: AF, B, DE, HL
Execution Time: 46 cycles per byte plus 22 cycles overhead

Program Size: 12 bytes
Data Memory Required: None
Special Case: A length of 0 causes an immediate exit with the minuend unchanged (that is, the difference is equal to the minuend). The Carry flag is cleared.

## Entry Conditions

Base address of minuend in HL Base address of subtrahend in DE Length of the operands in bytes in B

## Exit Conditions

Minuend replaced by minuend minus subtrahend

## Example

1. Data: Length of operands (in bytes) $=4$

Minuend $=2$ F5BA7C3 ${ }_{16}$
Subtrahend $=14$ DF35B8 ${ }_{16}$
Result: $\quad$ Minuend $=1 \mathrm{~A} 7 \mathrm{C}_{2} 2 \mathrm{~B}_{16}$
The Carry flag is set to 0 since no borrow is necessary.


| ; | Purpose: |  |
| :---: | :---: | :---: |
| ; |  | Subtract 2 arrays of binary bytes Minuend $=$ minuend - subtrahend |
| ; |  |  |
| ; | Entry: | Register pair HL = Base address of minuend |
| ; |  | Register pair DE $=$ Base address of subtrahend |
| ; |  | Register $B=$ Length of the arrays |
| ; |  |  |
| ; |  | The arrays are unsigned binary numbers with a |
| ; |  | maximum length of 255 bytes, ARRAY[0] is the |
| ; |  | least significant byte, and ARRAY[LENGTH-1] |
| ; |  | the most significant byte. |
| ; | Exit: |  |
| ; |  | Minuend $:=$ minuend - subtrahend |
| ; |  |  |
| ; | Registers used: | AF,B,DE,HL |
| ; |  |  |
| ; | Time: | 46 cycles per byte plus 22 sycles overhead |
| ; |  |  |
| ; | Size: | Program 12 bytes |
| ; |  |  |
| ; |  |  |

## MPBSUB:

;CLEAR CARRY, EXIT IF ARRAY LENGTH IS 0
Li, B
A.
AND A ;CLEAR CARRY, TEST ACCLUMULATOR
RET $\quad Z$
EX DE,HL

LOOP:

| LD | $A,(D E)$ | ;GET NEXT BYTE OF MINUEND |
| :--- | :--- | :--- |
| SBC | $A,(H L)$ | ;SUBTRACT BYTES |
| LD | (DE),A | STORE DIFFERENCE |
| INC | $D E$ | INCREMENT MINUEND PQINTER |
| INC | $H L$ | INCREMENT SUBTRAHEND POINTER |
| DUNZ | LOQP | ICONTINUE UNTIL COUNTER $=0$ |
| RET |  |  |

## SAMPLE EXECUTION:

SC6E:

| LD | $H L, A Y 1$ |
| :--- | :--- |
| LD | $D E, A Y 2$ |
| LD | $B, S Z A Y S$ |
| CALL | MPBSUB |


| ; HL = BASE ADDRESS OF MINUEND |  |
| :---: | :---: |
| ; DE = BASE | ALDRESS OF SUBTRAHEND |
| ; $\mathrm{B}=$ LENGT | H OF ARRAYS IN BYTES |
| ; SUBTRAC.T | THE ARRAYS |
| ; | $A Y 1+0=83 H$ |
| ; | $A Y 1+1=88 H$ |
| ; | $A Y 1+2=88 H$ |


| ; | $\mathrm{AY} 1+3=88 \mathrm{H}$ |
| :---: | :---: |
| ; | AY1 $+4=67 \mathrm{H}$ |
| ; | AY1+5 $=45 \mathrm{H}$ |
| ; | AY1 $+6=23 \mathrm{H}$ |
| ; | $\mathrm{AY1+7}=01 \mathrm{H}$ |


|  | JR | SCGE |
| :---: | :---: | :---: |
| $\begin{aligned} & \text { SZAYS } \\ & \text { AY1: } \end{aligned}$ | EQU | 8 |
|  | DB | OEFH |
|  | DB | OCDH |
|  | DB | OAEH |
|  | DB | 089H |
|  | DE | 067 H |
|  | DB | 045H |
|  | DB | 023H |
|  | DB | OO1H |
| AY2: |  |  |
|  | DB | 067H |
|  | DB | 045H |
|  | DB | 023H |
|  | DB | 001H |
|  | DB | 0 |
|  | DB | 0 |
|  | DB | 0 |
|  | DB | 0 |

;LENGTH OF ARRAYS IN BYTES

# Multiple-Precision Binary Multiplication 

Multiplies two multi-byte unsigned binary numbers. Both numbers are stored with their least significant byte at the lowest address. The product replaces the multiplicand. The length of the numbers (in bytes) is 255 or less. Only the less significant bytes of the product are returned to retain compatibility with other multipleprecision binary operations.

Procedure: The program uses an ordinary shift-and-add algorithm, adding the multiplier to the partial product each time it finds a 1 bit in the multiplicand. The partial product and the multiplicand are shifted through the bit length plus 1 ; the extra loop moves the final Carry into the product. The program maintains a full doublelength unsigned partial product in memory locations starting at HIPROD (more significant bytes) and in the multiplicand (less significant bytes). The less significant bytes of the product replace the multiplicand as it is shifted and

> Registers Used: AF, BC, DE, HL
> Execution Time: Depends on the length of the operands and on the number of 1 bits in the multiplicand (requiring actual additions). If the average number of 1 bits in the multiplicand is four per byte, the execution time is approximately 728 * LENGTH $^{2}+883$ * LENGTH +300 cycles where LENGTH is the number of bytes in the operands.
> Program Size: 104 bytes
> Data Memory Required: 261 bytes anywhere in RAM. This is temporary storage for the more significant bytes of the product ( 255 bytes starting at address HIPROD), the loop counter ( 2 bytes starting at address COUNT), the address immediately following the most significant byte of the high product (2 bytes starting at address ENDHP), and the base address of the multiplier ( 2 bytes starting at address MLIER).
> Special Case: A length of 0 causes an immediate exit with the product equal to the multiplicand. The Carry flag is cleared.

examined for 1 bits. A 0 length causes an exit with no multiplication.

## Entry Conditions

Base address of multiplicand in HL Base address of multiplier in DE Length of the operands in bytes in B

## Exit Conditions

Multiplicand replaced by multiplicand times multiplier

## Example

1. Data:

Length of operands (in bytes) $=04$ Multiplicand $=0005 \mathrm{DlF7}_{16}$ Multiplier $=00000 \mathrm{AB1}_{16}$
Result: $\quad$ Multiplicand $=3 E 39$ D1C $_{16}$
Note that MPBMUL returns only the less significant bytes (that is, the number of bytes in the multiplicand and multiplier) of the product
to maintain compatibility with other multipleprecision arithmetic operations. The more significant bits of the product are available starting with their least significant byte at address HIPROD. The user may need to check those bytes for a possible overflow or extend the operands with additional zeros.
;


MPBMUL:



```
INC HL
MUNZ ADDLP 
; DECREMENT BIT COUNTER, EXIT IF DONE
; DOES NOT CHANGE CARRY!
```

DECCNT:

| $\operatorname{LD}$ | $A,($ COUNT $)$ |
| :--- | :--- |
| DEC | $A$ |

LD (COUNT), A
JP NZ,LOOP ;BRANCH IF LSB OF COUNT NOT ZERO
PUSH AF ;SAVE CARRY
LD A, (COUNT+1) ;GET HIGH BYTE OF COUNT
AND A
IIP $Z, E X I T$
DEC A
LD (COUNT+1), A
PQP AF ;RESTORE CARRY
JP LOOP
EXIT:

|  | $\begin{aligned} & \text { POP } \\ & \text { RET } \end{aligned}$ | AF | ; DROP PSW FROM STACK <br> ;RETURN |
| :---: | :---: | :---: | :---: |
|  | ; DATA |  |  |
| COUNT: | ns | 2 | ; TEMPORARY FOR LOOP COUNTER |
| ENDHP: | DS | 2 | ; ADDRESS OF LAST BYTE OF HIPROD + 1 |
| MLIER: | DS | 2 | ; ADDRESS OF MULTIPLIER |
| HIPROD: | DS | 255 | ; HIGH PRODUCT BUFFER |

; SAMPLE EXECUTION: $\quad$;

SCGF:

| LD | HL, AY1 |
| :--- | :--- |
| LD | DE, AY2 |
| LD | E,SZAYS |
| CALL | MPBMUL |



UR SCGF
SZAYS EQU 7 :LENGTH OF OPERANDS IN BYTES

238 ARITHMETIC

| AY1: |  |  |
| :---: | :---: | :---: |
|  | DB | 045H |
|  | DB | 023H |
|  | DB | 001H |
|  | DB | 0 |
|  | DB | 0 |
|  | DB | 0 |
|  | DB | 0 |
| AY2: |  |  |
|  | DB | 034H |
|  | DB | O 2 H |
|  | DB | 0 |
|  | DB | 0 |
|  | DB | 0 |
|  | DB | 0 |
|  | DB | 0 |
|  | END |  |

# Multiple-Precision Binary Division (MPBDIV) 

Divides two multi-byte unsigned binary numbers. Both numbers are stored with their least significant byte at the lowest address. The quotient replaces the dividend; the address of the least significant byte of the remainder is in HL. The length of the numbers (in bytes) is 255 or less. The Carry flag is cleared if no errors occur; if a divide by 0 is attempted, the Carry flag is set to 1 , the dividend is left unchanged, and the remainder is set to 0 .
Procedure: The program divides with the
usual shift-and-subtract algorithm, shifting quotient and dividend and placing a 1 bit in the quotient each time a trial subtraction is successful. An extra buffer holds the result of the trial subtraction; that buffer is simply switched with the buffer holding the dividend if the trial subtraction is successful. The program exits immediately, setting the Carry flag, if it finds the divisor to be 0 . The Carry flag is cleared otherwise.

Registers Used: AF, BC, DE, HL
Execution Time: Depends on the length of the operands and on the number of 1 bits in the quotient (requiring a buffer switch). If the average number of 1 bits in the quotient is 4 per byte, the execution time is approximately $1176 *$ LENGTH $^{2}+2038 *$ LENGTH +515 cycles where LENGTH is the number of bytes in the operands.
Program Size: 161 bytes
Data Memory Required: 522 bytes anywhere in RAM. This is temporary storage for the high dividend ( 255 bytes starting at address HIDE1), the result of the trial subtraction ( 255 bytes starting at address HIDE2), the base address of the dividend ( 2 bytes
starting at address DVEND), the base address of the divisor ( 2 bytes starting at address DVSOR), pointers to the two temporary buffers for the high dividend (2 bytes starting at addresses HDEPTR and ODEPTR, respectively), a loop counter ( 2 bytes starting at address COUNT), and a subtraction loop counter (1 byte at address SUBCNT).

## Special Cases:

1. A length of 0 causes an immediate exit with the Carry flag cleared, the quotient equal to the original dividend, and the remainder undefined.
2. A divisor of 0 causes an exit with the Carry flag set to 1 , the quotient equal to the original dividend, and the remainder equal to 0 .

## Entry Conditions

Base address of dividend in HL
Base address of divisor in DE
Length of the operands in bytes in B

## Exit Conditions

Dividend replaced by dividend divided by divisor
If the divisor is non-zero, Carry $=0$ and the result is normal.
If the divisor is 0 , Carry $=1$, the dividend is unchanged, and the remainder is 0 .
The remainder is stored starting with its least significant byte at the address in HL.

## Example

| 1. Data: | Length of operands (in bytes) $=03$ |
| ---: | :--- |
|  | Divisor $=000 \mathrm{~F} 45_{16}$ |
| Result: | Dividend $=35 \mathrm{~A} 2 \mathrm{~F} 7_{16}$ |
|  | Dividend $=000383_{16}$ <br>  <br>  <br> Remainder (starting at address in HL ) $=$ <br>  <br>  <br>  <br>  <br> Carry flag is 0 to indicate no divide-by- 0 error |



```
;
;
; ;
; TEST LENGTH OF OPERANDS, INITIALIZE POINTERS
MPBDIV:
```



```
    ; SET COUNT TO NUMBER OF BITS IN THE ARRAYS
    ; COUNT := (LENGTH % 8) + 1
    LD L,C ;HL = LENGTH IN EYTES
    LD H,O
    ADD HL,HL ;LENGTH * 2
    ADD HL,HL ;LENGTH * 4
    ADD HL,HL ;LENGTH % 8
    INC HL ;LENGTH* S + 1
    LD (COUNT),HL ;SAVE BIT COUNT
    ; ZERO EOTH HIGH IIVIDEND ARRAYS
    LD HL,HIDE1 ;HL = ADIDRESS OF HIDE1
    LD DE,HIDE2 ;DE = ADDRESS OF HIDE2
    LD B,C ;B = LENGTH IN BYTES
    SUB A ;GET O FOR FILL
ZEROLP:
\begin{tabular}{lll} 
LD & (HL),A & ;ZERO HIDE 1 \\
LD & (DE),A & ; AND HIDE
\end{tabular}
    INC HL
    INC DE
    DJNZ ZEROLP
    ; SET HIGH DIVIDEND POINTER TO HIDEI
    LD HL,HIDE1
    LD (HDEPTR),HL
    ; SET OTHER HIGH DIVIDEND POINTER TO HIDEZ
    LD HL,HIDE2
    LD (ODEPTR),HL
    ;CHECK IF DIVISOR IS ZERO BY LQGICALLY ORING ALL BYTES
LD HL,(DVSOR) ;HL = ADLRESS OF DIVISOR
LD B,C ;B = LENGTH IN BYTES
SUB A ;START LOGICAL OR AT O
CHKOLP:
\begin{tabular}{lll} 
OR & (HL) & : OR NEXT BYTE \\
INC & HL & ;INCREMENT TO NEXT BYTE \\
DUNZ & CHKOLP & ;CONTINUE UNTIL ALL BYTES ORED \\
OR & A & ;SET FLAGS FROM LOGICAL OR \\
IR & \(Z, E R E X I T ~\) & ;ERROR EXIT IF IIVISOR IS O
\end{tabular}
;DIVIDE LISING TRIAL SUBTRACTION ALGORITHM
OR A :CLEAR CARRY FIRST TIME THROUGH
```

LOOP:

; DECREMENT BIT COUNTER AND EXIT IF DONE
; CARRY IS NOT CHANGED!
DECCNT:

| LD | A, (COUNT) |  |
| :---: | :---: | :---: |
| DEC | A |  |
| LD | (COUNT), A |  |
| JR | NZ, CONT | ; CONTINUE IF LOWER BYTE NOT ZERO |
| LD | A, (COUNT+1) |  |
| DEC | A |  |
| LD | (COUNT+1), A |  |
| IP | M, OKEXIT | ; EXIT WHEN COUNT BECOMES NEGATIVE |

; SHIFT CARRY INTO LSB OF UPPER DIVIDEND
CONT:
LD HL,(HDEPTR) ;HL = CURRENT HIGH DIVIDEND POINTER
LD B,C ;B = LENGTH IN EYTES
SLLP2:
RL (HL) ; RQTATE BYTE OF UPPER DIVIDEND
INC HL ; INCREMENT TO NEXT BYTE
DUINZ SLLP2 ; CONTINUE UNTIL ALL BYTES SHIFTED

## ; SUBTRACT DIVISOR FROM HIGH DIVIDEND, PLACE DIFFERENCE IN

 ; OTHER HIGH DIVIDEND ARRAYPUSH BC ; SAVE LENGTH
LD A,C

LD (SUBCNT),A ; SUBCNT = LENGTH IN BYTES
LD BC, (ODEPTR) ;BC = OTHER DIVIDEND
LD DE, (HDEPTR) ; DE = HIGH DIVIDEND
LD HL, (DVSOR) ;HL = DIVISOR
OR A
SUBLP:

| LD | A, (DE) | ; NEXT BYTE OF HIGH DIVIDEND |
| :---: | :---: | :---: |
| SBC | A, (HL) | ; SUBTRACT DIVISOR |
| LD | (BC), A | ; SAVE IN OTHER HIGH DIVIdend |
| INC | HL | ; INCREMENT POINTERS |
| INC | DE |  |
| INC | BC |  |
| LD | A, (SUBCNT) | ; DECREMENT COUNT |
| DEC | A |  |
| LD | (SUBCNT), A |  |
| JR | NZ, SUBLP | ; CONTINUE UNTIL DIFFERENCE COMPLETE |
| POP | BC | ;RESTORE LENGTH |

```
    ; IF CARRY IS 1, HIGH DIVIDEND IS LESS THAN DIVISOR
    ; SO NEXT BIT OF QUOTIENT IS O. IF CARRY IS O
    ; NEXT BIT OF QUOTIENT IS 1 AND WE REPLACE DIVIDEND
    ; WITH REMAINDER BY SWITCHING POINTERS.
CCF ;COMPLEMENT BORROW SO IT EQUIALS
    ; NEXT BIT OF QUOTIENT
    UR NC.LQOP ; JUMP IF NEXT BIT OF RUOTIENT O
    LD HL,(HDEPTR) ;OTHERWISE EXCHANGE HDEPTR AND ODEPTR
    LD DE, (ODEPTR)
    LD (ODEPTR),HL
    LD (HDEPTR),DE
    ; CONTINUE WITH NEXT BIT OF QUOTIENT 1 (CARRY = 1)
    JP LOOP
    ; SET CARRY TO INDICATE DIVIDE-BY-ZERO ERROR
EREXIT:
    SCF ;SET CARRY, INVALID RESULT
    IP EXIT
    ;CLEAR CARRY TO INDICATE NO ERRORS
OKEXIT:
    OR A ;CLEAR CARRY, VALID RESLILT
    ; ARRAY 1 IS QUOTIENT
    ;HDEPTR CONTAINS ADDRESS OF REMAINDER
EXIT: LD HL, (HDEPTR) ;HL = BASE ADDRESS OF REMAINDER
    RET
        ; DATA
DVEND: DS 2 ;ADDRESS OF DIVIDEND
DVSOR: DS 2 ;ADDRESS OF DIVISOR
HDEPTR: DS 2 ADDRESS OF CURRENT HIGH DIVIDEND ARRAY
ODEPTR: DS 2 ; ADDRESS OF OTHER HIGH DIVIDEND ARRAY
COUNT: DS 2 TEMPORARY FOR LOOP COUNTER
SUBCNT: DS 1 ; SUBTRACT LOOP COUNT
HIDE1: DS 255 ;HIGH DIVIDEND BUFFER 1
HIDE2: DS 255 ;HIGH DIVIDEND BUFFER 2
```



|  |  |  |  | ; | AY $1+3$ <br> AY1 +4 <br> AY1+5 <br> AY $1+6$ | $\begin{aligned} & =O O H \\ & =O O H \\ & =O O H \\ & =O O H \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | JR | S060 |  |  |  |  |
| SZAYS | EQU | 7 | ; LENGTH | Of ARRAYS | IN bytes |  |
|  | DB | 004H |  |  |  |  |
|  | DB | 004H |  |  |  |  |
|  | DB | OB6H |  |  |  |  |
|  | DB | O14H |  |  |  |  |
|  | DB | 0 |  |  |  |  |
|  | DB | 0 |  |  |  |  |
|  | DB | 0 |  |  |  |  |
| AY2: |  |  |  |  |  |  |
|  | DB | 034H |  |  |  |  |
|  | DB | O 2 H |  |  |  |  |
|  | DB | - |  |  |  |  |
|  | DB | 0 |  |  |  |  |
|  | DB | 0 |  |  |  |  |
|  | DB | 0 |  |  |  |  |
|  | DB | 0 |  |  |  |  |
|  | END |  |  |  |  |  |

# Multiple-Precision Binary Comparison <br> (MPBCMP) 

Compares two multi-byte unsigned binary numbers and sets the Carry and Zero flags appropriately. The Zero flag is set to 1 if the operands are equal and to 0 if they are not equal. The Carry flag is set to 1 if the subtrahend is larger than the minuend; the Carry flag is cleared otherwise. Thus, the flags are set as if the subtrahend had been subtracted from the minuend.

Procedure: The program compares the operands one byte at a time, starting with the most significant bytes and continuing until it finds corresponding bytes that are not equal. If all the bytes are equal, it exits with the Zero flag set to 1. Note that the comparison works through the operands starting with the most significant bytes, whereas the subtraction (Subroutine 6E) starts with the least significant bytes.

Registers Used: AF, BC, DE, HL
Execution Time: 44 cycles per byte that must be examined plus approximately 60 cycles overhead. That is, the program continues until it finds corresponding bytes that are not the same; each pair of bytes it must examine requires 44 cycles.
Examples:

1. Comparing two 6 -byte numbers that are equal: $44 * 6+60=324$ cycles
2. Comparing two 8 -byte numbers that differ in the next to most significant bytes:
$44 * 2+60=148$ cycles
Program Size: 19 bytes
Data Memory Required: None
Special Case: A length of 0 causes an immediate exit with the Carry flag cleared and the Zero flag set to 1 .

## Entry Conditions

Base address of minuend in HL
Base address of subtrahend in DE
Length of the operands in bytes in B

## Exit Conditions

Flags set as if subtrahend had been subtracted from minuend.
Zero flag $=1$ if subtrahend and minuend are equal, 0 if they are not equal.
Carry flag $=1$ if subtrahend is larger than minuend in the unsigned sense, 0 if it is less than or equal to the minuend.

## Examples

1. Data: Length of operands (in bytes) $=6$ Subtrahend $=19$ D028A193EA $_{16}$ Minuend $=4 \mathrm{E} 67 \mathrm{BC} 15 \mathrm{~A} 266_{16}$
Result: Zero flag $=0$ (operands are not equal) Carry flag $=0$ (subtrahend is not larger than minuend)
2. Data: Length of operands (in bytes) $=6$ Subtrahend $=19 \mathrm{D} 028$ A193EA 16 Minuend $=0$ F37E5991D7C ${ }_{16}$
Result: Zero flag $=0$ (operands are not equal) Carry flag $=1$ (subtrahend is larger than minuend)

| 2. Data: | Length of operands (in bytes) $=6$ <br> Subtrahend $=19 \mathrm{D} 028 \mathrm{Al}^{2} 93 \mathrm{EA}_{16}$ <br> Minuend $=19 \mathrm{D} 028 \mathrm{~A} 193 \mathrm{EA}_{16}$ |
| ---: | :--- |
| Result: | Zero flag $=1$ (operands are equal) <br> Carry flag $=0$ (subtrahend is not larger than <br> minuend) |


| ;TEST LENGTH OF OPERANDS, SET POINTERS TO MSB'S |  |  |
| :--- | :--- | :--- |
| LD | A, B |  |
| OR | $A$ | IS LENGTH OF ARRAYS $=0$ ? |
| RET | $Z$ | YES, EXIT WITH C $=0, Z=1$ |
| LD | $C, B$ | BC $=$ LENGTH |


; SAMPLE EXECUTION: $\quad$;

SC6H:

| LD | $H L, A Y 1$ |
| :--- | :--- |
| LD | $D E, A Y 2$ |
| LD | $B, S Z A Y S$ |
| CALL | MPBCMP |

> ;HL $=$ BASE ADDRESS OF MINUEND ;DE $=$ BASE ADDRESS OF SUBTRAHEND ; $\mathrm{B}=$ LENGTH OF OPERANDS IN BYTES ;MULTIPLE-PRECISION BINARY COMPARISON ;RESULT OF COMPARE $(7654321 \mathrm{H}, 1234567 \mathrm{H})$ IS ; $C=0, Z=0$


## Multiple-Precision Decimal Addition (MPDADD)

Adds two multi-byte unsigned decimal numbers. Both numbers are stored with their least significant digits at the lowest address. The sum replaces the addend. The length of the numbers (in bytes) is 255 or less.

Procedure: The program first clears the Carry flag and then adds the operands one byte (two digits) at a time, starting with the least significant digits. The sum replaces the addend. A length of 00 causes an immediate exit with no addition. The final Carry flag reflects the addition of the most significant digits.

Registers Used: AF, B, DE, HL
Execution Time: 50 cycles per byte plus 18 cycles overhead

Program Size: 12 bytes
Data Memory Required: None
Special Case: A length of 0 causes an immediate exit with the addend unchanged and the Carry flag cleared.

## Entry Conditions

Base address of addend in HL
Base address of adder in DE
Length of the operands in bytes in register B

## Exit Conditions

Addend replaced by addend plus adder

## Example

1. Data: Length of operands (in bytes) $=6$ Addend $=196028819315_{16}$ Adder $=293471605987_{16}$
Result: $\quad$ Addend $=489500425302_{16}$ Carry $=0$

| ; | Purpose: | Add 2 arrays of $B C D$ bytes Array 1 = Array 1 + Array 2 |
| :---: | :---: | :---: |
| ; |  |  |
| ; | Entry: | Register pair HL = Base address of array 1 |
| ; |  | Register pair DE = Base address of array 2 |
| ; |  | Register $B=$ Length of arrays in bytes |
| ; |  |  |
| ; |  | The arrays are unsigned BCD numbers with a |
| ; |  | maximum length of 255 bytes, ARRAY[0] is the |
| ; |  | least significant byte, and ARRAY[LENGTH-1] |
| ; |  | the most significant byte. |
| ; |  |  |
| ; | Exit: | Array1 := Array + Array2 |
| ; |  |  |
| ; | Registers used: | A, B, DE, F, HL |
| ; |  |  |
| ; | Time: | 50 cycles per byte plus 18 cycles overhead |
| ; |  |  |
| ; | Size: | Program 12 bytes |
| , |  |  |
| ; |  |  |

MPDADD:
; TEST ARRAY LENGTH FOR ZERO, CLEAR CARRY
LD A,B
QR A ;TEST LENGTH AND CLEAR CARRY

RET $Z$;EXIT IF LENGTH IS 0
; ADD OPERANDS 2 DIGITS AT A TIME
; NOTE CARRY IS 0 INITIALLY
LOOP:

| LD | A, (DE) |  |
| :--- | :--- | :--- |
| ADC | A, (HL) | ;ADD NEXT BYTES |
| DAA |  | ;CHANGE TO DECIMAL |
| LD | (HL), A | ;STORE SUM |
| INC | HL | ;INCREMENT TO NEXT BYTE |
| INC | DE |  |
| DJNZ | LOOP |  |

; SAMPLE EXECUTION:

SC6I:


250 ARTHMeIC

|  |  |  |  | ; | AY1 +3 <br> AY1 +4 <br> AY $1+5$ <br> AY $1+6$ | $\begin{aligned} & =02 \mathrm{H} \\ & =00 \mathrm{H} \\ & =00 \mathrm{H} \\ & =00 \mathrm{H} \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | JR | SC6I |  |  |  |  |
| SZAYS | EQU | 7 | ; LENGTH | OF ARRAYS | In Eytes |  |
|  | DB | 067H |  |  |  |  |
|  | DB | O45H |  |  |  |  |
|  | DB | O23H |  |  |  |  |
|  | DB | OO1H |  |  |  |  |
|  | DB | 0 |  |  |  |  |
|  | DB | 0 |  |  |  |  |
|  | DB | 0 |  |  |  |  |
| AY2: |  |  |  |  |  |  |
|  | DB | 067H |  |  |  |  |
|  | DB | 045H |  |  |  |  |
|  | DB | O23H |  |  |  |  |
|  | DB | 001H |  |  |  |  |
|  | DB | 0 |  |  |  |  |
|  | DB | 0 |  |  |  |  |
|  | DB | 0 |  |  |  |  |
|  | END |  |  |  |  |  |

# Multiple-Precision Decimal Subtraction (MPDSUB) 

Subtracts two multi-byte unsigned decimal numbers. Both numbers are stored with their least significant digits at the lowest address. The difference replaces the minuend. The length of the numbers (in bytes) is 255 or less.
Procedure: The program first clears the Carry flag and then subtracts the subtrahend from the minuend one byte (two digits) at a time, starting with the least significant digits. A length of 0 causes an immediate exit with no subtraction. The final Carry flag reflects the subtraction of the most significant digits.

Registers Used: A, B, DE, F, HL
Execution Time: 50 cycles per byte plus 22 cycles overhead

Program Size: 13 bytes
Data Memory Required: None
Special Case: A length of 0 causes an immediate exit with the minuend unchanged (that is, the difference is equal to the minuend). The Carry flag is cleared.

## Entry Conditions

Base address of minuend in HL
Base address of subtrahend in DE Length of the operands in bytes in B

## Exit Conditions

Minuend replaced by minuend minus subtrahend

## Example

| 1. Data: | Length of operands (in bytes) $=6$ |
| ---: | :--- |
|  | Minuend $=293471605987_{16}$ |
| Subtrahend $=1960288193151_{16}$ |  |
| Result: | Minuend $=097442786672_{16}$ |

Title Multiple-Precision Decimal Subtraction ; Name: MPDSUB ; MPDSUB ;
; Purpose: Subtract 2 arrays of BCD bytes ..... ;
Minuend $=$ minuend - subtrahend
Minuend $=$ minuend - subtrahend ..... ; ..... ;
Entry: Register pair $H L=$ Base address of minuend ..... ; ..... ;
;
;;
;

$$
;
$$

;
;

$$
;
$$

;
;
;
Register pair $D E=$ Base address of subtrahend;
Register $B=$ Length of arrays in bytes ..... ;
The arrays are unsigned BCD numbers with a ..... ; ..... ;
maximum length of 255 bytes, ARRAY[0] is the ..... ;
least significant byte, and ARRAY[LENGTH-1]
the most significant byte. ..... ;
Exit: Minuend $:=$ minuend - subtrahend ..... ;
;
Registers used: A, B, DE,F,HL ..... ;
Time: 50 cycles per byte plus 22 cycles overhead;;
Size: Program 13 bytes Size: ..... ;
MPDSUB:
; TEST ARRAY LENGTH FOR ZERO, CLEAR CARRY
LD $A, B$
OR A ;TEST ARRAY LENGTH, CLEAR CARRY
RET Z
EX DE,HL
; EXIT IF LENGTH IS O;HL = SUBTRAHEND;DE = MINUEND; SUBTRACT OPERANDS 2 DIGITS AT A TIME; NOTE CARRY IS INITIALLY O
LOOP:

| LD | A, (DE) | ;GET BYTE OF MINUEND |
| :--- | :--- | :--- |
| SBC | $A,(H L)$ | ;SUBTRACT BYTE OF SUBTRAHEND |
| DAA |  | ;CHANGE TO DECIMAL |
| LD | (DE),A | ;STORE BYTE OF DIFFERENCE |
| INC | HL | INCREMENT TO NEXT BYTE |
| INC | DE |  |
| DINZ | LOOP |  |
| RET |  |  |

; ..... ;
; SAMPLE EXECUTIUN: ..... ; ..... ;
;
;

SCGu:

| LD | $H L, A Y 1$ |
| :--- | :--- |
| LD | DE,AY2 |
| LD | B,SZAYS |
| CALL | MPDSUB |

; $\mathrm{HL}=$ BASE ADDRESS OF MINUEND
; $\mathrm{DE}=\mathrm{BASE}$ ADDRESS OF SUBTRAHEND
; $\mathrm{B}=$ LENGTH OF ARRAYS IN BYTES
;MULTIPLE-PRECISION BCD SUBTRACTION
;RESULT OF $2469134-1234567=1234567$
; IN MEMORY AY1 $=67 H$
; AY $1+1=45 H$


# Multiple-Precision Decimal Multiplication (MPDMUL) 

Multiplies two multi-byte unsigned decimal numbers. Both numbers are stored with their least significant digits at the lowest address. The product replaces the multiplicand. The length of the numbers (in bytes) is 255 or less. Only the least significant bytes of the product are returned to retain compatibility with other multipleprecision decimal operations.
Procedure: The program handles each digit of the multiplicand separately. It masks the digit off, shifts it (if it is the upper nibble of a byte), and then uses it as a counter to determine how many times to add the multiplier to the partial product. The least significant digit of the partial product is saved as the next digit of the full product and the partial product is shifted right four bits. The program uses a flag to determine whether it is currently working with the upper or lower digit of a byte. A length of 00 causes an exit with no multiplication.


#### Abstract

Registers Used: AF, BC, DE, HL Execution Time: Depends on the length of the operands and on the size of the digits in the multiplicand (since those digits determine how many times the multiplier must be added to the partial product). If the average digit in the multiplicand has a value of 5 , then the execution time is approximately $694 *$ LENGTH $^{2}+1555 *$ LENGTH +272 cycles where LENGTH is the number of bytes in the operands. Program Size: 167 bytes Data Memory Required: 520 bytes anywhere in RAM. This is temporary storage for the high bytes of the partial product ( 255 bytes starting at address PROD), the multiplicand ( 255 bytes starting at address MCAND), the length of the arrays ( 1 byte at address LEN), a digit counter indicating upper or lower digit ( 1 byte at address DCNT), a loop counter ( 1 byte at address LPCNT), an overflow byte ( 1 byte at address OVRFLW), pointers to the multiplicand and multiplier ( 2 bytes each starting at addresses MCADR and MPADR, respectively), and the next byte of the multiplicand ( 1 byte at address NBYTE). Special Case: A length of 0 causes an immediate exit with the multiplicand unchanged. The more significant bytes of the product (starting at address PROD) are undefined.


## Entry Conditions

Base address of multiplicand in HL
Base address of multiplier in DE
Length of the operands in bytes in B

## Exit Conditions

Multiplicand replaced by multiplicand times multiplier

## Example

1. Data: Length of operands (in bytes) $=04$ Multiplier $=00003518_{16}$ Multiplicand $=00006294_{16}$
Result: $\quad$ Multiplicand $=22142292_{16}$

Note that MPDMUL returns only the less significant bytes of the product (that is, the number of bytes in the multiplicand and multiplier) to
maintain compatibility with other multipleprecision decimal arithmetic operations. The more significant bytes of the product are available starting with their least significant digits at
address PROD. The user may need to check those bytes for a possible overflow or extend the operands with zeros.

| ; |  | ; |
| :---: | :---: | :---: |
| ; |  |  |
| ; |  |  |
| ; |  |  |
| ; | Title | Multiple-Precision Decimal Multiplication |
| ; | Name: | MPDMUL |
| ; |  |  |
| ; |  |  |
| ; |  |  |
| ; | Purpose: | Multiply 2 arrays of BCD bytes |
| ; |  | Multiplicand $=$ multiplicand * multiplier |
| ; |  |  |
| ; | Entry: | Register pair HL = Multiplicand base address |
| ; |  | Register pair DE = Mıltiplier base address |
| ; |  | Register $B=$ Length of arrays in bytes |
| ; |  |  |
| ; |  | The arrays are unsigned BCD numbers with a |
| ; |  | maximum length of 255 bytes, ARRAY[0] is the |
| ; |  | least significant byte, and ARRAY[LENGTH-1] |
| ; |  | the most significant byte. |
| ; |  |  |
| ; | Exit: | Multiplicand := multiplicand * multiplier |
| ; |  |  |
| ; | Registers used: | $A F, B C, D E, H L$ |
| ; |  |  |
| ; | Time: | Assuming the average digit value of multiplicand |
| ; |  | is 5, the time is approximately |
| ; |  | (694 * length^2) + (1555*length) + 272 cycles |
| ; |  |  |
| ; | Size: | Program 167 bytes |
| ; |  | Data 520 bytes |
| ; |  |  |
| ; |  |  |

MPDMUL:
; INITIALIZE COUNTERS AND POINTERS

| LD | A,B | ;TEST LENGTH OF OPERANDS |
| :--- | :--- | :--- |
| OR | A |  |
| RET | $Z$ | ;EXIT IF LENGTH IS O |
| LD | (LEN), A | ;SAVE LENGTH |
| LD | (LPCNT), A | ;LQOP COUNTER = LENGTH IN BYTES |
| LD | (MCADR),HL | ;SAVE MULTIPLICAND ADDRESS |
| LD | (MPADR), DE | ;SAVE MULTIPLIER ADDRESS |

```
    ;SAVE MULTIPLICAND IN TEMPORARY BUFFER (MCAND)
    LD DE,MCAND ;DE POINTS TO TEMPORARY MLILTIPLICAND
    LD (NBYTE),DE
    LD C,B ;BC = LENGTH
    LD B,O
    LDIR ;MOVE MLLTIPLICAND TO BLIFFER
    ;CLEAR PARTIAL PRODUCT, CONSISTING OF UPPER BYTES
        STARTING AT PROD AND LOWER BYTES REPLACING
        MULTIPLICAND
    LD HL,(MCADR)
    LD A, (LEN)
    CALL ZEROBUF
    ; ZERO MULTIPLICAND
    ; ZERO PRODUCT
    LD HL,PROD
    CALL ZEROBUF ;ZERO PRODUCT ARRAY
    ;
    ; LOOP THROUGH ALL BYTES OF MULTIPLICAND
LOOP:
    LD A,I
    LD (DCNT),A ;START WITH LOWER DIGIT
    ; LOOP THROUGH 2 DIGITS PER BYTE
    ; DURING LOWER DIGIT DCNT = 1
    ; DURING UPPER DIGIT DCNT = 0
DLOOF:
    SUB A ;A = 0
    LD (OVRFLW),A ;CLEAR OVERFLOW BYTE
    LD A, (DCNT)
    OR A ;TEST FOR LOWER DIGIT (Z=0)
    LD HL, (NBYTE) ;GET NEXT BYTE
    LD A,(HL)
    IR NZ,DLOOP1 ;JUMMP IF LOWER IIGIT
    RRCA
    RRC:A
    RRCA
    RRC:A
DLOOP1:
\begin{tabular}{lll} 
AND & OFH & ;KEEP ONLY CURRENT DIGIT \\
IR & \(Z, S D I G I T\) & ;BRANCH IF DIGIT IS ZERO \\
LD & C,A & ;C \(=\) DIGIT
\end{tabular}
;ADD MLLLTIPLIER TO PRODUCT NDIGIT TIMES
ADDLP:
\begin{tabular}{lll} 
LD & HL, (MPADR) & ;HL = MULTIPLIER ADDRESS \\
LD & DE,PROD & ;DE \(=\) PRODUCT ADDRESS \\
LD & A,(LEN) & \\
LD & B,A & ;B = LENGTH \\
OR & \(A\) & ;CLEAR CARRY INITIALLY
\end{tabular}
INNER:
\begin{tabular}{lll} 
LD & \(A,(D E)\) & GGET NEXT BYTE OF PRODUCT \\
ADC & \(A,(H L)\) & ;ADD NEXT BYTE OF MULTIPLIER
\end{tabular}
```



| LD | HL, (MCADR) | ; INCREMENT TO NEXT RESULT BYTE |
| :--- | :--- | :--- |
| INC | HL |  |
| LD | (MCADR),HL |  |
| LD | HL,LPCNT | ; DECREMENT LOOP COUNTER |
| DEC | (HL) |  |
| IR | NZ,LOOP |  |

EXIT:
RET


;

| LD | HL,AY1 | ;BASE ADDRESS OF MLILTIPLICAND |
| :--- | :--- | :--- |
| LD | DE,AY2 | ;BASE ADDRESS OF MULTIPLIER |
| LD | B,SZAYS | ;LENGTH OF ARRAYS IN BYTES |
| CALL | MPDMUIL | MULTIPLE-PRECISION BCD MULTIPLICATION |
|  |  | ;RESULT OF $1234 * 1234=1522756$ |


|  |  |  |  | ; | IN MEMORY | AY1 AY1+1 AY1+2 AY $1+3$ AY $1+4$ AY $1+5$ AY $1+6$ | $\begin{aligned} & =56 \mathrm{H} \\ & =277 \mathrm{H} \\ & =52 \mathrm{H} \\ & =01 \mathrm{H} \\ & =00 \mathrm{H} \\ & =00 \mathrm{H} \\ & =00 \mathrm{H} \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | JR | scek |  |  |  |  |  |
| $\begin{aligned} & \text { SZAYS } \\ & \text { AY1: } \end{aligned}$ | EQU | 7 | ; LENGTH | OF | ARRAYS IN | N BYtes |  |
|  | DB | 034H |  |  |  |  |  |
|  | DB | O 2 LH |  |  |  |  |  |
|  | DB | - |  |  |  |  |  |
|  | DB | $\bigcirc$ |  |  |  |  |  |
|  | DB | 0 |  |  |  |  |  |
|  | DB | 0 |  |  |  |  |  |
|  | DB | 0 |  |  |  |  |  |
| AY2: |  |  |  |  |  |  |  |
|  | DB | 034H |  |  |  |  |  |
|  | DB | O12H |  |  |  |  |  |
|  | DB | ${ }^{\circ}$ |  |  |  |  |  |
|  | DB | 0 |  |  |  |  |  |
|  | DB | 0 |  |  |  |  |  |
|  | DB | 0 |  |  |  |  |  |
|  | DE | 0 |  |  |  |  |  |
|  | END |  |  |  |  |  |  |

# Multiple-Precision Decimal Division (MPDDIV) 

Divides two multi-byte unsigned decimal numbers. Both numbers are stored with their least significant digits at the lowest address. The quotient replaces the dividend; the remainder is not returned, but its base address is in memory locations HDEPTR and HDEPTR +1 . The length of the numbers (in bytes) is 255 or less. The Carry flag is cleared if no errors occur; if a divide by 0 is attempted, the Carry flag is set to 1 , the dividend is unchanged, and the remainder is set to 0 .

Procedure: The program divides by determining how many times the divisor can be subtracted from the dividend. It saves that number in the quotient, makes the remainder into the new dividend, and rotates the dividend and the quotient left one digit. The program exits immediately, setting the Carry flag, if it finds the divisor to be 0 . The Carry flag is cleared otherwise.

Registers Used: AF, BC, DE, HL
Execution Time: Depends on the length of the operands and on the size of the digits in the quotient (determining how many times the divisor must be subtracted from the dividend). If the average digit in the quotient has a value of 5 , the execution time is approximately $1054 *$ LENGTH $^{2}+$ 2297 * LENGTH +390 cycles where LENGTH is the number of bytes in the operands.
Program Size: 168 bytes
Data Memory Required: 523 bytes anywhere in RAM. This is storage for the high dividend ( 255 bytes starting at address HIDE1), the result of the subtraction ( 255 bytes starting at address HIDE2), the length of the operands ( 1 byte at address

LENGTH), the next digit in the array (1 byte at address NDIGIT), the counter for the subtraction loop ( 1 byte at address CNT), pointers to the dividend, divisor, current high dividend and remainder, and other high dividend ( 2 bytes each starting at addresses DVADR, DSADR, HDEPTR, and ODEPTR, respectively), and the divide loop counter (2 bytes starting at address COUNT).

## Special Cases:

1. A length of 0 causes an immediate exit with the Carry flag cleared, the quotient equal to the original dividend, and the remainder undefined.
2. A divisor of 0 causes an exit with the Carry flag set to 1 , the quotient equal to the original dividend, and the remainder equal to 0 .

## Entry Conditions

Base address of dividend in HL
Base address of divisor in DE
Length of the operands in bytes in B

## Exit Conditions

Dividend replaced by dividend divided by divisor
If the divisor is non-zero, Carry $=0$ and the result is normal.
If the divisor is 0 , Carry $=1$, the dividend is unchanged, and the remainder is 0 .
The base address of the remainder (i.e., the address of its least significant digits) is in HDEPTR and HDEPTR+1.

## Example



MPDDIV:
; SAVE PARAMETERS AND CHECK FOR ZERO LENGTH
LD (DVADR),HL ;SAVE DIVIDEND ADDRESS
LD (DSADR),DE ;SAVE DIVISOR ADDRESS

LD $\quad A, B$
LD (LENGTH),A :SAVE LENGTH
OR A ;TEST LENGTH
JP $Z$,OKEXIT ;EXIT IF LENGTH $=0$
; ZERO BOTH DIVIDEND BUFFERS
; AND SET UP THE DIVIDEND POINTERS
LD HL,HIDE1 ; HL = ADDRESS OF HIGH DIVIDEND 1

LD (HDEPTR),HL ;HIGH DIVIDEND PTR = HIDE
LD DE,HIDE2 ; DE = ADDRESS OF HIGH DIVIDEND 2
LD (ODEPTR), DE ;OTHER DIVIDEND PTR = HIDE2
SUB A ;GET O TO USE IN FILLING BUFFERS
; $\mathrm{B}=\mathrm{LENGTH}$ IN BYTES
; FILL BOTH DIVIDEND BUFFERS WITH ZEROS
INITLP:

| LD | (HL),A |
| :--- | :--- |
| LD | (DE),A |
| INC | HL |
| INC | DE |
| DUNZ | INITLP |


; CHECK FOR DIVIDE BY ZERO
; LOGICALLY OR ENTIRE DIVISOR TO SEE IF ALL BYTES ARE O
LD HL,(DSADR) ;HL = ADDRESS OF DIVISOR
LD A, (LENGTH)
LD B,A ;B = LENGTH IN BYTES
SUB A ;START LOGICAL OR WITH O
DVO1:


DVLOOP:
; ROTATE LEFT LOWER DIVIDEND AND QUOTIENT:
; HIGH DIGIT OF NDIGIT BECOMES LEAST SIGNIFICANT DIGIT
; OF QUIOTIENT (DIVIDEND ARRAY) AND MOST SIGNIFICANT DIGIT
; OF DIVIDEND ARRAY GOES TO HIGH DIGIT OF NDIGIT
LD HL, (DVADR)
CALL RLARY ;ROTATE LOW DIVIDEND
; IF DIGIT COUNT $=0$ THEN WE ARE DONE
LD HL, (COUNT) ; DECREMENT COUNT BY 1
DEC HL
LD (COUNT), HL
LD A,H $\quad$ TEST 16-BIT COLINT FOR 0

OR L
UR $Z$, OKEXIT ;EXIT WHEN C:OUNT $=0$
;
; ROTATE LEFT HIGH DIVIDEND, LEAST SIGNIFICANT DIGIT
; OF HIGH DIVIDEND BECOMES HIGH DIGIT OF NDIGIT
LD $\quad \mathrm{HL}$, (HDEPTR)

CALL RLARY ;ROTATE HIGH DIVIDEND
;
; SEE HOW MANY TIMES DIVISOR GOES INTO HIGH DIVIDEND
; ON EXIT FROM THIS LOOP, HIGH DIGIT OF NDIGIT IS NEXT ; QUOTIENT DIGIT AND HIGH DIVIDEND IS REMAINDER SUB A ;CLEAR NUMBER OF TIMES INITIALLY LD (NDIGIT),A

SUBLF:

| LD | HL, (DSADR) | ;HL PQINTS TO DIVIGOR |
| :--- | :--- | :--- |
| LD | DE, (HDEPTR) | ;DE PQINTS TO CURRENT HIGH DIVIDEND |
| LD | BC, (ODEPTR) | ;BC PQINTS TO OTHER HIGH DIVIDEND |
| LD | A,(LENGTH) |  |
| LD | (CNT),A | ;LOOP COUNTER = LENGTH |
| OR | A | ;CLEAR CARRY INITIALLY |

INNER:

| LD | A, (DE) | ; GET NEXT BYTE OF DIVIDEND |
| :---: | :---: | :---: |
| SBC | A, (HL) | ; SUBTRACT LIVISOR |
| DAA |  | ; CHANGE TO DECIMAL |
| LD | (BC), A | ; STORE DIFFERENCE IN OTHER DIVIDEND |
| INC. | HL | ; INCREMENT TO NEXT BYTE |
| INC | DE |  |
| INC | BC |  |
| LD | A, (CNT) | ; DECREMENT COUNTER |
| DEC | A |  |
| LD | (CNT), A |  |
| JR | NZ, INNER | ; CONTINUE THROUGH ALL BYTES |
| JR | C., DVLOOP | ; JUMP WHEN BORROW OCCURS |
|  |  | ; NDIGIT IS NUMBER OF TIMES DIVISOR |
|  |  | ; GOES INTO ORIGINAL HIGH DIVIDEND |
|  |  | ; HIGH DIVIDEND CONTAINS REMAINDER |



| COUNT: | DS | 2 | ;DIVIDE LOOP COUNTER |  |
| :--- | :--- | :--- | :--- | :--- |
| HIDE1: | DS | 255 | ;HIGH DIVIDEND BUFFER | 1 |
| HIDE2: | DS | 255 | ;HIGH DIVIDEND BUFFER 2 |  |

; ;

; SAMPLE EXECUTION:
; ..... ;
; ..... ;

SC6L:

|  | JR | SCGL |  |
| :--- | :--- | :--- | :--- |
| SZAYS | EQU | 7 | ;LENG |
|  |  |  |  |
|  | AY1: |  |  |
|  |  | DB | 056 H |
|  |  | DB | 027 H |
|  |  | DB | 052 H |
|  |  | DB | 01 H |
|  |  | DB | 0 |
|  |  | DB | 0 |
|  |  |  | 0 |

AY2:

| DB | 034 H |
| :--- | :--- |
| DB | 012 H |
| DB | 0 |
| DB | 0 |
| DB | 0 |
| DE | 0 |
| DB | 0 |

END

## Multiple-Precision Decimal Comparison

Compares two multi-byte unsigned decimal (BCD) numbers and sets the Carry and Zero flags appropriately. The Zero flag is set to 1 if the operands are equal and to 0 if they are not equal. The Carry flag is set to 1 if the subtrahend is larger than the minuend; the Carry flag is cleared otherwise. Thus the flags are set as if the
subtrahend had been subtracted from the minuend.

Note: This program is exactly the same as Subroutine 6 H , the multiple-precision binary comparison, since the form of the operands does not matter if they are only being compared. See Subroutine 6 H for a listing and other details.

## Examples

1. Data: Length of operands (in bytes) $=6$

Subtrahend $=196528719340_{16}$ Minuend $=456780153266_{16}$
Result: Zero flag $=0$ (operands are not equal)
Carry flag $=0$ (subtrahend is not larger than minuend)
2. Data: Length of operands (in bytes) $=6$ Subtrahend $=196528719340_{16}$ Minuend $=196528719340_{16}$
Result: $\quad$ Zero flag $=1$ (operands are equal)
Carry flag $=0$ (subtrahend is not larger than minuend)
3. Data: Length of operands (in bytes) $=6$ Subtrahend $=196528719340_{16}$ Minuend $=073785991074_{16}$
Result: $\quad$ Zero flag $=0$ (operands are not equal) Carry flag $=1$ (subtrahend is larger than minuend)

Extracts a field of bits from a byte and returns the field in the least significant bit positions. The width of the field and its lowest bit position are parameters.

Procedure: The program obtains a mask with the specified number of 1 bits from a table, shifts
the mask left to align it with the specified lowest bit position, and obtains the field by logically ANDing the mask with the data. It then normalizes the bit field by shifting it right so that it starts in bit 0 .

Registers Used: AF, BC, DE, HL
Execution Time: 21 * LOWEST BIT POSITION plus 86 cycles overhead. (The lowest bit position determines the number of times the mask must be shifted left and the bit field right.)
Program Size: 32 bytes
Data Memory Required: None Special Cases:

1. Requesting a field that would extend beyond the end of the byte causes the program to return with only the bits through bit 7 . That is, no wraparound is provided. If, for example, the user asks for a 6-bit
field starting at bit 5, the program will return only 3 bits (bits 5 through 7).
2. Both the lowest bit position and the number of bits in the field are interpreted mod 8 . That is, for example, bit position 11 is equivalent to bit position 3 and a field of 10 bits is equivalent to a field of 2 bits. Note, however, that the number of bits in the field is interpreted in the range 1 to 8 . That is, a field of 16 bits is equivalent to a field of 8 bits, not to a field of 0 bits.
3. Requesting a field of width 0 causes a return with a result of 0 .

## Entry Conditions

Starting (lowest) bit position in the field (0 to 7) in A
Number of bits in the field (1 to 8) in D
Data byte in E

## Exit Conditions

Bit field in A (normalized to bit 0 )

## Examples

$\left.\begin{array}{rl}\text { 1. Data: } & \begin{array}{l}\text { Data value }=\mathrm{F}_{16}=11110110_{2} \\ \text { Lowest bit position }=4\end{array} \\ \text { Number of bits in the field }=3\end{array}\right\}$
2. Data: $\quad$ Data value $=\mathrm{A} 2_{16}=10100010_{2}$

Lowest bit position $=6$
Number of bits in the field $=5$
Result: $\quad$ Bit field $=02_{16}=00000010_{2}$
Two bits, starting at bit 6 , have been extracted (that is, bits 6 and 7); that was all that was available, although five bits were requested.
; ..... ;
;;;;

| ;SHIFT DATA TO NORMALIZE TO BIT O |  |  |
| :--- | :--- | :--- |
| ; SO SHIFTING NEEDED IF LOWEST POSITION IS O |  |  |
| AND | OOOOOI11B | ;ONLY ALLOW POSITIONS O TO 7 |
| UR | Z,EXTR | ;UMP IF NO SHIFTING NEEDED |
| LD | $B, A$ | ;MOVE SHIFT COUNT TO B |
|  |  |  |
| SRL | E SHIFT DATA RIGHT |  |
| DUNZ | SHFT | ;CONTINUE UNTIL NORMALIZED |

EXTR:
; EXTRACT FIELD BY MASKING WITH 1 'S

| LD | A, D | ; TEST NUMBER OF BITS FOR ZERO |
| :---: | :---: | :---: |
| OR | A |  |
| RET | Z | ; EXIT IF NUMBER OF BITS $=0$ <br> : FIELD IS O ON EXIT |
| DEC | A | ; DECREMENT A TO NORMALIZE TO O |
| AND | 000001118 | ; ONLY ALLOW O THROUGH 7 |
| LD | C. A | ; BC = INDEX INTO MASK ARRAY |
| LD | B, 0 |  |
| LD | HL, MSKARY | ; HL = BASE OF MASK ARRAY |
| ADD | HL, BC |  |

```
\begin{tabular}{lll} 
LD & A,E & ;GET DATA \\
AND & (HL) & ;MASK OFF UNWANTED BITS \\
RET &
\end{tabular}
    RET
    ;MASK ARRAY WITH 1 TO & ONE BITS
MSKARY:
            DB 00000001B
            DB 00000011B
            DB 00000111B
            DB 00001111B
            DB 00011111B
DB 00111111B
DB 01111111B
DB 11111111B
; SAMPLE EXECUTION: ;
SC7A:
\begin{tabular}{lll} 
LD & E,OOO11000B & ;REGISTER E = DATA \\
LD & D,3 & ;REGISTER \(D=\) NUMBER OF BITS \\
LD & A,2 & ;ACCUMULATOR = LOWEST BIT POSITION \\
CALL & BFE & ;EXTRACT 3 BITS STARTING WITH \#2 \\
IR & SC7A & ; RESULT = OOOOO11OB \\
END & &
\end{tabular}
```


## Bit Field Insertion (BFI)

Inserts a field of bits into a byte. The width of the field and its starting (lowest) bit position are parameters.

Procedure: The program obtains a mask with the specified number of 0 bits from a table. It then shifts the mask and the bit field left to align
them with the specified lowest bit position. It logically ANDs the mask with the original data byte, thus clearing the required bit positions, and then logically ORs the result with the shifted bit field.

Regisfers Used: AF, BC, DE, HL
Execution Time: 25 * LOWEST BIT POSITION plus 133 cycles overhead. (The lowest bit position of the field determines how many times the mask and the field must be shifted left.)
Program Size: 40 bytes
Data Memory Required: None Special Cases:

1. Attempting to insert a field that would extend beyond the end of the byte causes the program to insert only the bits through bit 7. That is, no wrap-
around is provided. If, for example, the user attempts to insert a 6-bit field starting at bit 4, only 4 bits (bits 4 through 7) are actually replaced.
2. Both the starting bit position and the width of the bit field (number of bits) are interpreted mod 8. That is, for example, bit position 11 is the same as bit position 3 and a 12-bit field is the same as a 4-bit field. Note, however, that the width of the field is mapped into the range 1 to 8 . That is, for example, a 16 -bit field is the same as an 8 -bit field.
3. Attempting to insert a field of width 0 causes a return with a result of 0 .

## Entry Conditions

## Data in A

Number of bits in the field (1 to 8) in B Starting (lowest) bit position of field in C
Field to insert in E

## Exit Conditions

## Result in A

The result is the original data with the bit field inserted, starting at the specified bit position.

## Examples

$\begin{aligned} \text { 1. Data: } & \text { Value }=\mathrm{F} 6_{16}=11110110_{2} \\ & \text { Lowest bit position }=4 \\ & \text { Number of bits in the field }=2 \\ & \text { Bit field }=01_{16}=00000001_{2} \\ \text { Result: } & \begin{array}{l}\text { Value with bit field inserted }= \\ \\ \\ \\ \\ \text { The 2-bit field has been inserted into the origi- } \\ \\ \\ \text { nal value starting at bit 4 (into bits } 4 \text { and } 5 \text { ). }\end{array} .\end{aligned}$
2. Data: $\quad$ Value $=B 816=10111000_{2}$

Lowest bit position $=1$
Number of bits in the field $=5$
Bit field $=15_{16}=00010101_{2}$
Result: $\quad$ Value with bit field inserted $=\mathrm{AA}_{16}=10101010_{2}$ The 5 -bit field has been inserted into the original value starting at bit 1 (into bits 1 through 5), changing $11100_{2}\left(1 \mathrm{C}_{16}\right)$ to $10101_{2}\left(15_{16}\right)$.


BFI:

| PUSH | AF | ; SAVE DATA BYTE |
| :---: | :---: | :---: |
| ; GET | MASK WITH REQUIRED | NUMBER OF 0 BITS |
| PUSH | BC | ; SAVE STARTING BIT POSITION |
| LD | HL, MSKARY |  |
| LD | A, B | ; GET NUMBER OF BITS |
| AND | A | ; TEST NUMBER OF BITS FOR O |
| RET | Z | ; RETURN WITH O RESULT IF NUMBER ; OF BITS IS O |
| DEC | A | ; NORMALIZE TO 0... 7 |
| AND | 00000111 B | ; ONLY ALLOW 0...7 |
| LD | C, A |  |
| LD | B, 0 |  |
| ADD | HL, BC | ; INDEX INTO MASK ARRAY |
| LD | D, (HL) | ; $\mathrm{D}=$ MASK WITH ZEROS FOR CLEARING |
| POP | BC. | ; RESTORE STARTING BIT |

; TEST IF STARTING BIT IS O

## 272 BIT MANIPULATIONS AND SHIFTS

```
\begin{tabular}{lll} 
LD & A,C & \\
AND & OOOOO111B & FRESTRICT STARTING BIT TO \(0 . \ldots 7\) \\
IR & Z.INSRT
\end{tabular}
    JR Z,ING
    :JUMP IF STARTING BIT IS O
    ; NO ALIGNMENT IS NECESSARY
    ;ALIGN FIELD TO INSERT AND MASK IF STARTING BIT NON-ZERO
    LD B,C ;B = STARTING BIT NUMBER
    LD A,D ;A = MASK
SFIELD:
    SLA E ; SHIFT FIELD LEFT TO INSERT
    RLCA
    DJNZ SFIELD
    LD D,A
    ; INSERT FIELD
INSRT:
    POP AF ;GET IATA BACK
    AND D ; AND OFF MASK AREA
    OR E ;OR IN FIELD
    RET
    ;MASK ARRAY - 1 TO 8 ZERO BITS
MSKARY:
    DB 11111110B
    DB 11111100B
    DB 11111000B
    DB 11110000B
    DB 11100000B
    DB 11000000B
    DB 10000000B
    DB 00000000B
```



## Multiple-Precision Arithmetic Shift Right (MPASR)

Shifts a multi-byte operand right arithmetically by a specified number of bit positions. The length of the operand (in bytes) is 255 or less. The Carry flag is set from the last bit shifted out of the rightmost bit position. The operand is stored with its least significant byte at the lowest address.

Procedure: The program obtains the sign bit from the most significant byte, saves that bit in the Carry, and then rotates the entire operand right one bit, starting with the most significant byte. It repeats the operation for the specified number of shifts.

Registers Used: AF, BC, DE, HL
Execution Time: NUMBER OF SHIFTS * (46+ $34 *$ LENGTH OF OPERANDS IN BYTES) + 59 cycles
Program Size: 28 bytes
Data Memory Required: None Special Cases:

1. If the length of the operand is 0 , the program exits immediately with the operand unchanged and the Carry flag cleared.
2. If the number of shifts is 0 , the program exits immediately with the operand unchanged and the Carry flag cleared.

## Entry Conditions

Base address of operand in HL
Length of the operand in bytes in B Number of shifts (bit positions) in C

## Exit Conditions

Operand shifted right arithmetically by the specified number of bit positions. The original sign bit is extended to the right. The Carry flag is set from the last bit shifted out of the rightmost bit position. Carry is cleared if either the number of shifts or the length of the operand is 0 .

## Examples

1. Data: Length of operand (in bytes) $=08$

Operand $=85 \mathrm{~A} 4 \mathrm{C} 719 \mathrm{FE} 06741 \mathrm{E}_{16}$
Number of shifts $=04$
Result: $\quad$ Shifted operand $=$ F85A4C719FE06741 $1_{16}$
This is the original operand shifted right four bits arithmetically; the four most significant bits all take the value of the original sign bit (1).
Carry $=1$, since the last bit shifted from the rightmost bit position was 1 .
2. Data: Length of operand (in bytes) $=04$

Operand $=3$ F6A42D3 ${ }_{16}$
Number of shifts $=03$
Result: Shifted operand $=07 E^{2} 485 A_{16}$
This is the original operand shifted right three bits arithmetically; the three most significant bits all take the value of the original sign bit (0).
Carry $=0$, since the last bit shifted from the rightmost bit position was 0 .

Title Multiple-Precision Arithmetic Shift Right Name: MPASR
Purpose: $\quad$ Arithmetic shift right a multi-byte operand
$N$ bits

Entry: Register pair HL = Base address of operand ; Register $B=$ Length of operand in bytes ; Register $\mathrm{C}=$ Number of bits to shift

The operand is stored with ARRAY[0] as its least significant byte and ARRAY[LENGTH-1] its most significant byte, where ARRAY is its base address.

Exit: Operand shifted right with the most significant bit propagated.
CARRY : = Last bit shifted from least significant position. ;

Registers used: AF, EC, DE,HL
Time: $\quad 59$ cycles overhead plus ( (34 * length) +46 ) cycles per shift

Size: Pragram 28 bytes

MPASR:


LOOP:


IR NZ,LOQP
RET
;
; ;
; SAMPLE EXECUTION: ;
;
; ;
Sc7C:


# Multiple-Precision Logical Shift Left <br> (MPLSL) 

Shifts a multi-byte operand left logically by a specified number of bit positions. The length of the operand (in bytes) is 255 or less. The Carry flag is set from the last bit shifted out of the leftmost bit position. The operand is stored with its least significant byte at the lowest address.

Procedure: The program clears the Carry initially (to fill with a 0 bit) and then shifts the entire operand left one bit, starting with the least significant byte. It repeats the operation for the specified number of shifts.

Registers Used: AF, BC, DE<br>Execution Time: NUMBER OF SHIFTS * (27+34* LENGTH OF OPERAND IN BYTES) +31 cycles<br>Program Size: 21 bytes<br>Data Memory Required: None Special Cases:

1. If the length of the operand is 0 , the program exits immediately with the operand unchanged and the Carry flag cleared.
2. If the number of shifts is 0 , the program exits immediately with the operand unchanged and the Carry flag cleared.

## Entry Conditions

Base address of operand in HL Length of operand in bytes in B Number of shifts (bit positions) in C

## Exit Conditions

Operand shifted left logically by the specified number of bit positions (the least significant bit positions are filled with 0 's). The Carry flag is set from the last bit shifted out of the leftmost bit position. Carry is cleared if either the number of shifts or the length of the operand is 0 .

## Examples

1. Data: Length of operand (in bytes) $=08$

Operand $=85 \mathrm{~A} 4 \mathrm{C} 719 \mathrm{FE} 06741 \mathrm{E}_{16}$
Number of shifts $=04$
Result: $\quad$ Shifted operand $=5 \mathrm{~A} 4 \mathrm{C} 719 \mathrm{FE} 06741 \mathrm{E0}_{16}$ This is the original operand shifted left four bits logically; the four least significant bits are all cleared.
Carry $=0$, since the last bit shifted from the leftmost bit position was 0 .
2. Data: Length of operand (in bytes) $=04$

Operand $=3$ F6A42D3 ${ }_{16}$
Number of shifts $=03$
Result: $\quad$ Shifted operand $=F B 521698_{16}$
This is the original operand shifted left three bits logically; the three least significant bits are all cleared.
Carry $=1$, since the last bit shifted from the leftmost bit position was 1 .
;

MPLSL:
; EXIT IF NUMBER OF SHIFTS OR LENGTH OF OPERAND IS O ; OR CLEARS CARRY IN EITHER CASE
LD A, C
OR A
RET $Z$;RETURN IF NUMBER OF SHIFTS IS 0
LD A,B
OR A
RET $Z$;RETURN IF LENGTH OF OPERAND IS 0
; LOOP ON NUMBER OF SHIFTS TO PERFORM
; $A=$ LENGTH OF OPERAND
; $C=$ NUMBER OF SHIFTS
; HL = ADDRESS OF LEAST SIGNIFICANT (FIRST) BYTE OF OPERAND ;CARRY $=0$ INITIALLY FOR LOGICAL SHIFT
LOOF:

| LD | $E, L$ | ;SAVE ADDRESS OF LSB |
| :--- | :--- | :--- |
| LD | D,H | ;B = LENGTH OF OPERAND |
| LD | $B, A$ | ;CLEAR CARRY FOR LOGICAL SHIFT |
| OR | $A$ |  |


; SAMPLE EXECUTION: $\quad$;

SC7D:


# Multiple-Precision Logical Shift Right <br> (MPLSR) 

Shifts a multi-byte operand right logically by a specified number of bit positions. The length of the operand (in bytes) is 255 or less. The Carry flag is set from the last bit shifted out of the rightmost bit position. The operand is stored with its least significant byte at the lowest address.
Procedure: The program clears the Carry initially (to fill with a 0 bit) and then shifts the entire operand right one bit, starting with the most significant byte. It repeats the operation for the specified number of shifts.

Registers Used: AF, BC, DE, HL
Execution Time: NUMBER OFSHIFTS * ( $35+34 *$ LENGTH OF OPERAND IN BYTES) +59 cycles
Program Size: 26 bytes
Data Memory Required: None Special Cases:

1. If the length of the operand is 0 , the program exits immediately with the operand unchanged and the Carry flag cleared.
2. If the number of shifts is 0 , the program exits immediately with the operand unchanged and the Carry flag cleared.

## Entry Conditions

Base address of operand in HL
Length of operand in bytes in B
Number of shifts (bit positions) in C

## Exit Conditions

Operand shifted right logically by the specified number of bit positions. (The most significant bit positions are filled with 0's.)
The Carry flag is set from the last bit shifted out of the rightmost bit position. Carry is cleared if either the number of shifts or the length of the operand is 0 .

## Examples

1. Data: Length of the operand (in bytes) $=08$ Operand $=85 \mathrm{~A} 4 \mathrm{C} 719 \mathrm{FE} 06741 \mathrm{E}_{16}$ Number of shifts $=04$
Result: $\quad$ Shifted operand $=085 A 4 C 719$ FE $06741_{16}$ This is the original operand shifted right four bits logically; the four most significant bits are all cleared.
Carry $=1$, since the last bit shifted from the rightmost bit position was 1 .
2. Data: Length of operand (in bytes) $=04$

Operand $=3$ F6A42D3 16
Number of shifts $=03$
Result: $\quad$ Shifted operand $=07 E D 485 A_{16}$
This is the original operand shifted right three bits logically; the three most significant bits are all cleared.
Carry $=0$, since the last bit shifted from the rightmost bit position was 0 .
; ..... ;
$;$ ..... ;;
Title Multiple-Precision Lagical Shift Right ..... ; ..... ;
Name: MPLSR ..... ;;
;
Purpose: Logical shift right a multi-byte operand $N$ bits ..... ;
Entry: Register pair HL = Base address of operand ..... ;
Register $B=$ Length of operand in bytes ..... ;
Register $\mathrm{C}=$ Number of bits to shift ..... ;
The operand is stored with ARRAY[0] as its ..... ;;least significant byte and ARRAY[LENGTH-1]
;
its most significant byte, where ARRAY ..... ;
is its base address. ..... ;
Exit: Operand shifted right filling the most Exit: Operand shifted right filling the most ..... ; ..... ;
significant bits with zeros ..... ;
CARRY : = Last bit shifted from least ..... ;
significant position ..... ;;
Registers used: AF, BC, DE, HL
Registers used: AF, BC, DE, HL ..... ;
Time: 59 cycles overhead plus ..... ;;
( (34 length) + 35) cycles per shift ..... ;;
Size: Program 26 bytes
;
;EXIT IF NLMBER OF SHIFTS OR LENGTH OF OPERAND IS O ; OR CLEARS C.ARRY IN EITHER C.ASE

| LD | $A, C$ |  |
| :--- | :--- | :--- |
| OR | $A$ |  |
| RET | $Z$ | ;RETURN IF NUMBER OF SHIFTS IS 0 |
| LD | $A, B$ |  |
| OR | $A$ |  |
| RET | $Z$ | RETURN IF LENGTH OF OPERAND IS 0 |

; CALCULATE ADIRESS OF MOST SIGNIFICANT (LAST) BYTE
LD E,B ;ADDRESS OF MSB = BASE + LENGTH-1
LD $\quad \mathrm{D}, \mathrm{O}$
ADD HL,DE
DEC HL ;HL = ADDRESS OF MSB ;C $=$ NUMBER OF SHIFTS ; $A=$ LENGTH OF OPERAND
; LOOP ON NUMEER OF SHIFTS TO PERFORM
; START WITH CARRY $=0$ FOR LOGICAL SHIFT


Rotates a multi-byte operand right by a specified number of bit positions as if the most significant bit and least significant bit were connected. The length of the operand (in bytes) is 255 or less. The Carry flag is set from the last bit shifted out of the rightmost bit position. The operand is stored with its least significant byte at the lowest address.

Procedure: The program shifts bit 0 of the least significant byte of the operand to the Carry flag and then rotates the entire operand right one bit, starting with the most significant byte. It repeats the operation for the specified number of rotates.

## Registers Used: AF, BC, DE, HL, IX

Execution Time: NUMBER OF ROTATES * $(58+$ 34 * LENGTH OF OPERAND IN BYTES) +83 cycles
Program Size: 33 bytes
Data Memory Required: None Special Cases:

1. If the length of the operand is 0 , the program exits immediately with the operand unchanged and the Carry flag cleared.
2. If the number of rotates is 0 , the program exits immediately with the operand unchanged and the Carry flag cleared.

## Entry Conditions

Base address of operand in HL Length of operand in bytes in B Number of rotates (bit positions) in C

## Exit Conditions

Operand rotated right logically by the specified number of bit positions (the most significant bit positions are filled from the least significant bit positions). The Carry flag is set from the last bit shifted out of the rightmost bit position. Carry is cleared if either the number of rotates or the length of the operand is 0 .

## Examples

1. Data: Length of operand (in bytes) $=08$

Operand $=85 \mathrm{~A} 4 \mathrm{C} 719 \mathrm{FE} 06741 \mathrm{E}_{16}$
Number of rotates $=04$
Result: $\quad$ Rotated operand $=$ E85A4C719FE06741 ${ }_{16}$ This is the original operand rotated right four bits; the four most significant bits are equivalent to the original four least significant bits.
Carry $=1$, since the last bit shifted from the rightmost bit position was 1 .
2. Data: Length of operand (in bytes) $=04$

Operand $=3$ F6A42D3 ${ }_{16}$
Number of rotates $=03$
Result: $\quad$ Rotated operand $=67 \mathrm{ED}_{485 \mathrm{~A}_{16}}$
This is the original operand rotated right three bits; the three most significant bits are equivalent to the original three least significant bits.
Carry $=0$, since the last bit shifted from the rightmost bit position was 0 .
;;
Title Multiple-Precision Rotate Right ..... ;
;
Narne: MPRR Name: ..... ;;
;
Purpase: Rotate right a multi-byte operand $N$ bits ..... ;
Entry: Register pair $H L=$ Ease address of operand ..... ;;Register $B=$ Length of operand in bytes
Register $\mathrm{C}=$ Number of bits to ratate ..... ;
The aperand is stared with ARRAY[0] as its;
least significant byte and ARRAY[LENGTH-1] ..... ;
its most significant byte, where ARRAY ..... ;
is its base address. ..... ;
Exit:
Operand rotated right
Operand rotated right
CARRY: = Last bit shifted from least ..... ; ..... ;
significant position ..... ;
Registers used: AF, BC, DE, HL, IX Registers used: AF,BC, DE,HL,IX ..... ;;
Time: 83 cycles overhead plus ..... ;
( (34 * length) +58 ) cycles per rotate ..... ;
Size: Progran 33 bytes ..... ;;
;EXIT IF NUMBER OF ROTATES OR LENGTH OF OPERANI IS 0
; OR CLEARS CARRY IN EITHER CASE
LD $\quad A, C$
OR A
RET $Z$;RETURN IF NUMBER OF ROTATES IS 0
LD A,B
OR A
RET $Z$;RETURN IF LENGTH OF OPERAND IS O
; CALCULATE ADDRESS OF MOST SIGNIFICANT (LAST) BYTE
PUSH HL
POP IX ; IX POINTS TO LSB (FIRST BYTE)
LD E,B ; ADDRESS OF MSB = BASE + LENGTH-1
LD D, O
ADD $\quad \mathrm{HL}, \mathrm{DE}$
DEC HL :HL POINTS TO MSB (LAST BYTE)
;C $=$ NUMBER OF ROTATES
; A = LENGTH OF OPERAND
; LOOP ON NLMMBER OF ROTATES TO PERFGRM
;CARRY = LEAST SIGNIFICANT BIT OF ENTIRE OFERAND

LOOP:


```
; ;
; ;
; SAMPLE EXECUTION:
; ;
; ;
```

SC7F:



## Multiple-Precision Rotate Left (MPRL)

Rotates a multi-byte operand left by a specified number of bit positions as if the most significant bit and least significant bit were connected. The length of the operand (in bytes) is 255 or less. The Carry flag is set from the last bit shifted out of the leftmost bit position. The operand is stored with its least significant byte at the lowest address.

Procedure: The program shifts bit 7 of the most significant byte of the operand to the Carry flag. It then rotates the entire operand left one bit, starting with the least significant byte. It repeats the operation for the specified number of rotates.

Registers Used: AF, BC, DE, HL, IX
Execution Time: NU MBER OF ROTATES * (58 + 34 * LENGTH OF OPERAND IN BYTES) +104 cycles
Program Size: 35 bytes
Data Memory Required: None Special Cases:

1. If the length of the operand is 0 , the program exits immediately with the operand unchanged and the Carry flag cleared.
2. If the number of rotates is 0 , the program exits immediately with the operand unchanged and the Carry flag cleared.

## Entry Conditions

Base address of operand in HL Length of operand in bytes in B Number of rotates (bit positions) in C

## Exit Conditions

Operand rotated left the specified number of bit positions (the least significant bit positions are filled from the most significant bit positions). The Carry flag is set from the last bit shifted out of the leftmost bit position. Carry is cleared if either the number of rotates or the length of the operand is 0 .

## Examples

1. Data: Length of operand (in bytes) $=08$ Operand $=85 \mathrm{~A} 4 \mathrm{C} 719 \mathrm{FE} 06741 \mathrm{E}_{16}$ Number of rotates $=04$
Result: $\quad$ Rotated operand $=5$ A4C719FE06741E8 ${ }_{16}$ This is the original operand rotated left four bits; the four least significant bits are equivalent to the original four most significant bits.
Carry $=0$, since the last bit shifted from the leftmost bit position was 0 .
2. Data: Length of operand (in bytes) $=04$

Operand $=3 F 6 A 42 D 3_{16}$
Number of rotates $=03$
Result: Rotated operand $=$ FB521699 ${ }_{16}$
This is the original operand rotated left three bits; the three least significant bits are equivalent to the original three most significant bits.
Carry $=1$, since the last bit shifted from the leftmost bit position was 1 .
MPRL:
;EXIT IF NUMBER OF ROTATES OR LENGTH OF OPERAND IS 0 ; OR CLEARS CARRY IN EITHER CASE
LD A,C

| OR | $A$ |
| :--- | :--- |
| RET | $Z$ |

LD A,B
OR A
RET $Z$;RETURN IF LENGTH OF OPERAND IS 0
; CALCULATE ADDRESS OF MOST SIGNIFICANT (LAST) BYTE

| PUSH | HL | :SAVE ADDRESS OF FIRST BYTE |
| :--- | :--- | :--- |
| LD | E,B | ;ADDRESS OF MSB $=$ BASE + LENGTH-1 |

LD D,O
ADD $\mathrm{HL}, \mathrm{DE}$
DEC HL
PLSH HL
POP IX ; IX POINTS TO MOST SIGNIFICANT BYTE
POP HL ;HL POINTS TO LEAST SIGNIFICANT BYTE
; $C=$ NUMBER OF ROTATES
; $A=$ LENGTH OF OPERAND
; LOOP ON NUMBER OF ROTATES TO PERFORM

```
                7G MULTIPLE-PRECISION ROTATE LEFT (MPRL)
```

```
LOOP:
```

LOOP:
;CARRY = MOST SIGNIFICANT BIT OF ENTIRE OPERAND
;CARRY = MOST SIGNIFICANT BIT OF ENTIRE OPERAND
LD B,(IX+O) :GET MOST SIGNIFICANT EYTE
LD B,(IX+O) :GET MOST SIGNIFICANT EYTE
RL E ;C:ARRY = BIT 7 OF MSE
RL E ;C:ARRY = BIT 7 OF MSE
LD E,A ;E = LENGTH OF OPERAND IN EYTES
LD E,A ;E = LENGTH OF OPERAND IN EYTES
LD E,L ;SAVE ANDRESS OF LSE
LD E,L ;SAVE ANDRESS OF LSE
LII [i,H
LII [i,H
;ROTATE BYTES LEFT STARTING WITH LEAST SIGNIFICANT
;ROTATE BYTES LEFT STARTING WITH LEAST SIGNIFICANT
RLLF:
RLLF:
FL (HL) ;ROTATE A EYTE LEFT
FL (HL) ;ROTATE A EYTE LEFT
INC HL ;INCREMENT TO MORE SIGNIFICANT BYTE
INC HL ;INCREMENT TO MORE SIGNIFICANT BYTE
D.INZ RLLP
D.INZ RLLP
LD L,E ;RESTORE ADDRESS OF LSB
LD L,E ;RESTORE ADDRESS OF LSB
LD H,D
LD H,D
DEC C ;DECREMENT NLIMBER OF ROTATES
DEC C ;DECREMENT NLIMBER OF ROTATES
.IR NZ,LOOP
.IR NZ,LOOP
RET
RET
;
SAMPLE EXECUTION:
LD B,SZAY ;B = LENGTH GF OFEFAND IN EYTES
LD C,ROTATS
CALL MFRL ;ROTATE
; RESULT OF FOTATING EDCRA9B7654321H, 4 BITS IS
; [ICBA987654321EH, C=0
IN MEMORY AY = O1EH
AY+1 = O3ZH
AY+2 = 054H
AY+3 = 076H
AY+4 = 098H
AY+5 = OEAH
AY+G = OLCCH
IR SC7O
SZAY EQUI SEGTION :LENGTH OF OPERAND IN BYTES
ROTATS EQU 4 NUMBER OF ROTATES
AY: DE
21H,43H,65H, 87H, OASH, OCBH, OEDH
END

```

\section*{String Compare}

Compares two strings and sets the Carry and Zero flags appropriately. The Zero flag is set to 1 if the strings are identical and to 0 otherwise. The Carry flag is set to 1 if the string with the base address in DE (string 2) is larger than the string with the base address in HL (string 1); the Carry flag is set to 0 otherwise. The strings are a maximum of 255 bytes long and the actual characters are preceded by a byte containing the length. If the two strings are identical through the length of the shorter, the longer string is considered to be larger.

Procedure: The program first determines which string is shorter from the lengths that precede the actual characters. It then compares the strings one byte at a time through the length of the shorter. The program exits with the flags set if it finds corresponding bytes that differ. If the strings are the same through the length of the

Registers Used: AF, BC, DE, HL Execution Time:
1. If the strings are not identical through the length of the shorter, the time is \(91+60 *\) NUMBER OF CHARACTERS COMPARED. If, for example, the routine compares five characters before finding a disparity, the execution time is
\(91+60 * 5=91+300=391\) cycles
2. If the strings are identical through the length of the shorter, the time is \(131+60 *\) LENGTH OF SHORTER STRING. If, for example, the shorter string is eight bytes long, the execution time is
\[
131+60 * 8=131+480=611 \text { cycles }
\]

Program Size: 32 bytes
Data Memory Required: Two bytes anywhere in RAM for the lengths of the strings (addresses LENS1 and LENS2).
shorter, the program sets the flags by comparing the lengths.

\section*{Entry Conditions}

Base address of string 2 in DE Base address of string 1 in HL

\section*{Exit Conditions}

Flags set as if string 2 had been subtracted from string 1. If the strings are the same through the length of the shorter, the flags are set as if the length of string 2 had been subtracted from the length of string 1 .
Zero flag \(=1\) if strings are identical, 0 if they are not.

Carry flag \(=1\) if string 2 is larger than string 1,0 if they are identical or string 1 is larger. If the strings are the same through the length of the shorter, the longer one is considered to be larger.

\section*{Examples}
1. Data: String \(I=05^{\circ}\) PRINT' \((05\) is the length of the string)
String \(2=03^{\prime}\) END' \((03\) is the length of the string)
Result: Zero flag \(=0\) (strings are not identical)
Carry flag \(=0\) (string 2 is not larger than string 1)
2. Data: String \(1=05^{\circ}\) PRINT' \((05\) is the length of the string)
String \(2=02^{\prime} \mathrm{PR}^{\prime}(02\) is the length of the string)
Result: Zero flag \(=0\) (strings are not identical)
Carry flag \(=0\) (string 2 is not larger than string 1)

The longer string (string 1) is considered to be larger. If you want to determine whether string 2 is an abbreviation of string 1 , you could use Subroutine 8C (Find the Position of a Substring) and determine whether string 2 was part of string 1 and started at the first character.

We are assuming here that the strings consist
\(\begin{array}{cc}\text { 3. Data: } & \begin{array}{l}\text { String } 1=05^{\prime} \text { 'PRINT' }(05 \text { is the length of the } \\ \text { string }) \\ \text { String } 2=06^{\prime} \text { SYSTEM' }(06 \text { is the length of } \\ \text { the string })\end{array} \\ \text { Result: } \quad \begin{array}{l}\text { Zero flag }=0 \text { (strings are not identical) } \\ \text { Carry flag }=1 \text { (string 2 is larger than string 1) }\end{array}\end{array}\)
of ASCII characters. Note that the byte preceding the actual characters contains a hexadecimal number (the length of the string), not a character. We have represented this byte as two hexadecimal digits in front of the string. The string itself is shown surrounded by single quotation marks. These serve only to delimit strings in the examples; they are not actually part of the data. This format is used to display string data in the examples throughout this chapter.

This routine treats spaces like other characters. If, for example, the strings are ASCII, the routine will find that SPRINGMAID is larger than SPRING MAID, since an ASCII M (4D \(\mathrm{D}_{16}\) ) is larger than an ASCII space \(\left(20_{16}\right)\).
\begin{tabular}{|c|c|c|}
\hline ; & & \\
\hline ; & & \\
\hline ; & & \\
\hline ; & & \\
\hline ; & Title & String compare \\
\hline ; & Name: & STRCMP \\
\hline ; & & \\
\hline ; & & \\
\hline ; & & \\
\hline ; & Purpose: & Compare 2 strings and return \(C\) and \(Z\) flags set \\
\hline ; & & or cleared \\
\hline ; & & \\
\hline ; & Entry: & Register pair HL = Ease address of string 1 \\
\hline ; & & Register pair DE = Base address of string 2 \\
\hline ; & & \\
\hline ; & & A string is a maximum of 255 bytes long plus \\
\hline ; & & a length byte which precedes it. \\
\hline ; & & \\
\hline
\end{tabular}
Title String compare ;
STRCMP ;
;
;
    A string is a maximum of 255 bytes long plus;
    a length byte which precedes it. ;

; ..... ;
; ..... ;
SAMPLE EXECUTION: ;;
; ..... ;
;SC8A:


Combines (concatenates) two strings, placing the second immediately after the first in memory. If the concatenation produces a string longer than a specified maximum, the program concatenates only enough of string 2 to give the combined string its maximum length. The Carry flag is cleared if all of string 2 can be concatenated or set to 1 if part of string 2 must be dropped. Both strings are a maximum of 255 bytes long and the actual characters are preceded by a byte containing the length.

Procedure: The program uses the length of
string 1 to determine where to start adding characters and the length of string 2 to determine how many characters to add. If the sum of the lengths exceeds the maximum, the program indicates an overflow and reduces the number of characters it must add (the number is the maximum length minus the length of string 1). It then moves the appropriate number of characters from string 2 to the end of string 1 , updates the length of string 1 , and sets the Carry flag to indicate whether any characters were discarded.

Registers Used: AF, BC, DE, HL
Execution Time: Approximately 21 * NUMBER OF CHARACTERS CONCATENATED plus 288 cycles overhead. NUMBER OF CHARACTERS CONCATENATED is normally the length of string 2 , but it will be the maximum length of string 1 minus its current length if the combined string would be too long. If, for example, NUMBER OF CHARACTERS CONCATENATED is \(14_{16}\left(20_{10}\right)\), the execution time is
\[
21 * 20+288=420+288=708 \text { cycles }
\]

Program Size: 83 bytes
Data Memory Required: Five bytes anywhere in RAM for the base address of string 1 ( 2 bytes starting at address S1ADR), the lengths of the strings (addresses S1LEN and S2LEN), and a flag that
indicates whether the combined strings overflowed (address STRGOV).

\section*{Special Cases:}
1. If concatenating would make the string longer than its specified maximum length, the program concatenates only enough of string 2 to reach the maximum. If any of string 2 must be truncated, the Carry flag is set to 1 .
2. If string 2 has a length of 0 , the program exits with the Carry flag cleared (no errors) and string 1 unchanged. That is, a length of 0 for either string is interpreted as 0 , not as 256 .
3. If the original length of string 1 exceeds the specified maximum, the program exits with the Carry flag set to 1 (indicating an error) and string 1 unchanged.

\section*{Entry Conditions}

Base address of string 2 in DE
Base address of string 1 in HL
Maximum length of string 1 in \(B\)

\section*{Exit Conditions}

String 2 concatenated at the end of string 1 and the length of string 1 increased appropriately. If the resulting string would exceed the maximum length, only the part of string 2 that would give string 1 its maximum length is concatenated. If any part of string 2 must be dropped, the Carry flag is set to 1 . Otherwise, the Carry flag is cleared.

\section*{Examples}
1. Data: Maximum length of string \(1=0 \mathrm{E}_{16}=14_{10}\) String \(1=07^{`} \mathrm{JOHNSON},(07\) is the length of the string)
String \(2=05^{‘}\), DON \(^{\prime}(05\) is the length of the string)
Result: \(\quad\) String \(1=0 C^{\prime}\) JOHNSON, DON \({ }^{\prime}\left(0 \mathrm{C}_{16}=12_{10}\right.\) is the length of the combined string with string 2 placed after string 1)
Carry \(=0\), since the concatenation did not produce a string exceeding the maximum length.
Note that we are representing the initial byte (containing the length of the string) as two hexadecimal digits in both examples.
2. Data: String \(1=07^{\prime} \mathrm{JOHNSON}^{\prime}(07\) is the length of the string)
String 2 \(=09^{`}\), RICHARD' \((09\) is the length of the string)
Result: \(\quad\) String \(1=0 \mathrm{E}^{\prime} \mathrm{JOHNSON}, \mathrm{RICHA}^{\prime}\left(0 \mathrm{E}_{16}=\right.\) \(14_{10}\) is the maximum length allowed, so the last two characters of string 2 have been dropped)
Carry \(=1\), since the concatenation produced a string longer than the maximum length.

Title String Concatenation
Name: ; CONCAT ..... ;

Purpose:

Purpose:  Concatenate 2 strings into one string  Concatenate 2 strings into one string ..... ;
Register pair \(H L=\) Base address of string 1 Entry: Register pair HL = Base address of string 1 ..... ;
Register pair \(D E=\) Base address of string 2 ..... ;
Register \(B=\) Maximum length of string 1 ..... ;
A string is a maximum of 255 bytes long plus ..... ;
a length byte which precedes it. ..... ;
String \(1:=\) string 1 concatenated with string ..... ;
Exit:;
CARRY:=0 ..... ;
else ..... ;
begin ..... ;
CARRY \(:=1\)if the concatenation makes string 1 toolong, concatenate only enough of string 2;
;to give string 1 its maximum length.if length(stringi) \(>\) maximum length then;
no concatenation is done ..... ;
end; ..... ;
```

;
;
;
;
;
;
;
;
Registers used: AF,BC,DE,HL

```

```

    Time: Approximately 21 * (length of string 2) cycles;
    plus 288 cycles overhead ;
    Size: Program 83 bytes ;
Program 83 bytes ;
Data 5 bytes ;
;

```

Time: Approximately \(21 *\) (length of string 2) cycles; plus 288 cycles overhead ;

Program 83 bytes ;
Data 5 bytes ;

\section*{CONCAT:}
; DETERMINE WHERE TO START CONCATENATING
; CONCATENATION STARTS AT THE END OF STRING 1
; END OF STRING 1 = BASE 1 + LENGTH \(1+1\), WHERE
THE EXTRA 1 MAKES UP FOR THE LENGTH BYTE
; NEW CHARACTERS COME FROM STRING 2, STARTING AT
; BASE2 + 1 (SKIPPING OVER LENGTH BYTE)
\begin{tabular}{|c|c|c|}
\hline LD & (SIADR), HL & ; SAVE ADDRESS OF STRING 1 \\
\hline PUSH & BC & ; SAVE MAXIMUM LENGTH OF STRING \\
\hline LD & A, (HL) & ; SAVE LENGTH OF STRING 1 \\
\hline LD & (SILEN), A & \\
\hline LD & C. A & ;END1 \(=\) BASE1 + LENGTH1 + 1 \\
\hline LD & B, 0 & \\
\hline ADD & HL, BC & \\
\hline INC & HL & ; HL = START OF CONCATENATION \\
\hline LD & A, (DE) & ; SAVE LENGTH OF STRING 2 \\
\hline LD & (S2LEN), A & \\
\hline INC & DE & ; DE = FIRST CHARACTER OF STRING 2 \\
\hline POP & BC. & ;RESTORE MAXIMUM LENGTH \\
\hline
\end{tabular}
; DETERMINE HOW MANY CHARACTERS TO CONCATENATE
LD C.A ;ADD LENGTHS OF STRINGS
LD A, (SILEN)
ADD A,C
JR C.TOOLNG FJUMP IF SUM EXCEEDS 255
CP B ;COMPARE TO MAXIMUM LENGTH
IR Z,LENOK ; ILIMP IF NEW STRING IS MAX LENGTH
UR C.LENOK ; OR LESS
; COMBINED STRING IS TOO LONG
; INDICATE A STRING OVERFLOW, STRGOV : = OFFH
; NUMBER OF CHARACTERS TO CONCATENATE = MAXLEN - SILEN
; LENGTH OF STRING 1 = MAXIMUM LENGTH
TOOLNG:
\begin{tabular}{|c|c|c|}
\hline LD & A, OFFH & ; INDICATE STRING OVERFLOW \\
\hline LD & (STRGOV), A & \\
\hline LD & A, (SILEN) & ; CALClllate maxLen - Silen \\
\hline LD & C., A & \\
\hline LD & A, B & \\
\hline SUB & C & \\
\hline RET & C. & ;EXIT IF ORIGINAL STRING TOO LONG \\
\hline LD & (S2LEN), A & ; CHANGE S2LEN TO MAXLEN - SILEN \\
\hline LD & A, B & ; LENGTH OF STRING \(1=\) MAXIMUM \\
\hline LD & (SILEN), A & \\
\hline JR & DOCAT & ; PERFORM CONCATENATION \\
\hline
\end{tabular}

; SAMPLE EXECUTTION:

SC8B:


296 STRING MANIPULATION


\section*{Find the Position of a Substring (POS)}

Searches for the first occurrence of a substring within a string. Returns the index at which the substring starts if it is found and 0 if it is not found. The string and the substring are both a maximum of 255 bytes long, and the actual characters are preceded by a byte containing the length. Thus, if the substring is found, its starting index cannot be less than 1 or more than 255 .

Procedure: The program searches the string for the substring until either it finds the substring or the remaining part of the string is shorter than the substring and hence cannot possibly contain it. If the substring is not in the string, the program clears the accumulator; otherwise, the program places the starting index of the substring in the accumulator.

Registers Used: AF, BC, DE, HL
Execution Time: Data-dependent, but the overhead is 157 cycles, each successful match of 1 character takes 56 cycles, and each unsuccessful match of 1 character takes 148 cycles. The worst case is when the string and substring always match except for the last character in the substring, such as

String \(=\) 'AAAAAAAAB'
Substring \(=\) ' \(A A B\) '
The execution time in that case is
(STRING LENGTH - SUBSTRING LENGTH
\(+1) *(56 *(\) SUBSTRING LENGTH -1\()+\)
\(148)+154\)
If, for example, STRING LENGTH \(=9\) and SUBSTRING LENGTH \(=3\) (as in the case shown), the execution time is
\[
\begin{aligned}
& (9-3+1) *(56 *(3-1)+148)+154=7 * 260+ \\
& \quad 154=1820+154=1974 \text { cycles }
\end{aligned}
\]

Program Size: 69 bytes
Data Memory Required: Seven bytes anywhere in RAM for the base address of the string ( 2 bytes
starting at address STRING), the base address of the substring ( 2 bytes starting at address SUBSTG), the length of the string (address SLEN), the length of the substring (address SUBLEN), and the current starting index in the string (address INDEX).

\section*{Special Cases:}
1. If either the string or the substring has a length of 0 , the program exits with 0 in the accumulator, indicating that it did not find the substring.
2. If the substring is longer than the string, the program exits with 0 in the accumulator, indicating that it did not find the substring.
3. If the program returns an index of 1 , the substring may be regarded as an abbreviation of the string. That is, the substring occurs in the string, starting at the first character. A typical example would be a string PRINT and a substring PR.
4. If the substring occurs more than once in the string, the program will return only the index to the first occurrence (the occurrence with the lowest starting index).

\section*{Entry Conditions}

Base address of substring in DE Base address of string in HL

\section*{Exit Conditions}

A contains index at which first occurrence of substring starts if it is found and contains 0 if substring is not found.

\section*{Examples}
1. Data: String \(=\) 1D‘ENTER SPEED IN MILES PER HOUR' \(\left(1 D_{16}=29_{10}\right.\) is the length of the string)
Substring \(=05^{\prime}\) MILES' ( 05 is the length of the substring)
Result: A contains \(10_{16}\left(16_{10}\right)\), the index at which the substring 'MILES' starts.
2. Data: String \(=1\) B'SALES FIGURES FOR JUNE
\(1981^{\prime}\left(1 \mathrm{~B}_{16}=27_{10}\right.\) is the length of the string \()\)
Substring \(=04^{\prime}\) JUNE' \((04\) is the length of the substring)
Result: A contains \(13_{16}\left(19_{10}\right)\), the index at which the substring 'JUNE' starts.
3. Data: String \(=10^{\circ}\) LET Y1 \(=X 1+\mathrm{R} 7^{\prime}\left(10_{16}=16_{10}\right.\) is the length of the string)
Substring \(=02^{\prime} R 4^{\prime}\) ( 02 is the length of the substring)
Result: A contains 0, since the substring ' R 4 ' does not appear in the string LET Y1 \(=\mathrm{X} 1+\mathrm{R} 7\).
4. Data: String \(=07^{\prime}\) RESTORE' \((07\) is the length of the string)
Substring \(=03^{\circ}\) RES \(^{\prime}\) ( 03 is the length of the substring)
Result: A contains 1, the index at which the substring 'RES' starts. An index of 1 indicates that the substring could be an abbreviation of the string. Interactive programs, such as BASIC intepreters and word processors, often use such abbreviations to save on typing and storage.
; ..... ;
Title Find the position of a substring in a string ..... ;
Name: POS ..... ;Purpose: Search for the first occurrence of a substring;;within a string and return its starting index. ;If the substring is not found a \(o\) is returned. ;
;
Entry: Register pair HL = Base address of string ..... ;
Register pair \(D E=\) Base address of substring ..... ;
A string is a maximum of 255 bytes long plus;
a length byte which precedes it. ..... ;
Exit: If the substring is found then ..... ;;
Register \(A=i t s\) starting index ..... ;
else ..... ;
Register \(A=0\) ..... ;
Registers used: \(A F, B C, D E, H L\) ..... ;;
Time: Since the algorithm is so data-dependent, ..... ;,
```

                a simple formula is impossible; but the ;
                following statements are true, and a ;
                worst case is given.
                154 cycles overhead
                Each match of 1 character takes 56 evoless
                Each match of character takes 56 cycles;
                A mismatch takes 148 cycles
                    Worst case timing will be when the
                string and substring always match
                except for the last character of the
    substring, such as
string ='AAAAAAAAAB"
substring = <AAB> ;
Size: Program 69 bytes ;
Data 7 bytes ;
;
%

```

POS:
; SET UP TEMPORARIES
; EXIT IF STRING OR SUBSTRING HAS ZERO LENGTH
LD (STRING),HL ;SAVE STRING ADDRESS
EX DE,HL
LD A, (HL) ;TEST LENGTH OF SUBSTRING
OR A
IR Z,NOTFND ;EXIT IF LENGTH OF SUBSTRING \(=0\)
INC HL ;MOVE PAST LENGTH BYTE OF SUBSTRING
LD (SUBSTG),HL ;SAVE SUBSTRING ADDRESS
LD (SUBLEN),A
LD C.A \(\quad \mathrm{C}=\) SUBSTRING LENGTH
LD \(A,(D E) \quad\);TEST LENGTH OF STRING
OR A
IR \(Z\),NOTFND ;EXIT IF LENGTH OF STRING \(=0\)
; NUMBER OF SEARCHES = STRING LENGTH - SUBSTRING LENGTH
; + 1. AFTER THAT, NO USE SEARCHING SINCE THERE AREN'T
; ENOLIGH CHARACTERS LEFT TO HOLD SUBSTRING
;
; IF SUBSTRING IS LONGER THAN STRING, EXIT IMMEDIATELY AND
; INDICATE SUBSTRING NOT FOUND
SUB \(C\); \(A=\) STRING LENGTH - SUBSTRING LENGTH
IR C.NOTFND ;EXIT IF STRING SHORTER THAN SUBSTRING
INC A \(\quad\) COUNT \(=\) DIFFERENCE IN LENGTHS +1
LD B,A
SUB \(A\);INITIAL STAFTING INDEX \(=0\)
LD (INDEX), A
; SEARCH UNTIL REMAINING STRING SHORTER THAN SUBSTRING
\begin{tabular}{lll} 
LD & HL, INDEX & ; INCREMENT STARTING INDEX \\
INC & \((H L)\) & \\
LD & \(H L, S U B L E N\) & ; \(\quad\) L LENGTH OF SUBSTRING \\
LD & \(C,(H L)\) &
\end{tabular}




\section*{Copy a Substring from a String (COPY)}

Copies a substring from a string, given a starting index and the number of bytes to copy. The strings are a maximum of 255 bytes long, and the actual characters are preceded by a byte containing the length. If the starting index of the substring is 0 (that is, the substring would start in the length byte) or is beyond the end of the string, the substring is given a length of 0 and the Carry flag is set to 1 . If the substring would exceed its maximum length or would extend beyond the end of the string, then only the maximum number or the available number of characters (up to the end of the string) is placed in the substring, and the Carry flag is set to 1 . If the substring can be formed as specified, the Carry flag is cleared.

Procedure: The program exits immediately if the number of bytes to copy, the maximum length of the substring, or the starting index is 0 . It also exits immediately if the starting index exceeds the length of the string. If none of these conditions holds, the program checks if the number of bytes to copy exceeds either the maximum length of the substring or the number of characters available in the string. If either is exceeded, the program reduces the number of bytes to copy appropriately. It then copies the proper number of bytes from the string to the substring. The program clears the Carry flag if the substring can be formed as specified and sets the Carry flag if it cannot.

\section*{Registers Used: AF, BC, DE, HL}

Execution Time: Approximately 21 * NUMBER OF BYTES COPIED plus 237 cycles overhead. NUMBER OF BYTES COPIED is the number specified if no problems occur, or the number available, or the maximum length of the substring if copying would extend beyond either the string or the substring. If, for example, NUMBER OF BYTES COPIED \(=12_{10}\) \(\left(0 \mathrm{C}_{16}\right)\), the execution time is
\(21 * 12+237=252+237=489\) cycles
Program Size: 73 bytes
Data Memory Required: Two bytes anywhere in RAM for the maximum length of the substring (address MAXLEN) and an error flag (address CPYERR)

\section*{Special Cases:}
1. If the number of bytes to copy is 0 , the program assigns the substring a length of 0 and clears the Carry flag, indicating no errors.
2. If the maximum length of the substring is 0 , the program assigns the substring a length of 0 and sets the Carry flag to 1 , indicating an error.
3. If the starting index of the substring is 0 , the program assigns the substring a length of 0 and sets the Carry flag to 1 , indicating an error.
4. If the source string does not even reach the specified starting index, the program assigns the substring a length of 0 and sets the Carry flag to 1 , indicating an error.
5. If the substring would extend beyond the end of the source string, the program places all the available characters in the substring and sets the Carry flag to 1 , indicating an error. The available characters are the ones from the starting index to the end of the string.
6. If the substring would exceed its specified maximum length, the program places only the specified maximum number of characters in the substring. It sets the Carry flag to 1 , indicating an error.

\section*{Entry Conditions}

Base address of substring in DE
Base address of string in HL
Number of bytes to copy in B

Starting index to copy from in C
Maximum length of substring in A

\section*{Exit Conditions}

Substring contains characters copied from string. If the starting index is 0 , the maximum length of the substring is 0 , or the starting index is beyond the length of the string, the substring will have a length of 0 and the Carry flag will be set to 1 . If
the substring would extend beyond the end of the string or would exceed its specified maximum length, only the available characters from the string (up to the maximum length of the substring) are copied into the substring; the Carry flag is set in this case also. If no problems occur in forming the substring, the Carry flag is cleared.

\section*{Examples}
\begin{tabular}{ll} 
1. Data: & \begin{tabular}{l} 
String \(=10^{\prime}\) LET Y1 \(=\mathrm{R} 7+\mathrm{X} 4^{\prime}\) \\
( \(10_{16}=16_{10}\) is the length of the string \()\) \\
Maximum length of substring \(=2\)
\end{tabular} \\
Number of bytes to copy \(=2\) \\
Starting index \(=5\)
\end{tabular}
1. Data: String \(=10^{\circ}\) LET Y1 \(=\mathrm{R} 7+\mathrm{X} 4\),
( \(10_{16}=16_{10}\) is the length of the string)
Maximum length of substring \(=2\)
Number of bytes to copy \(=2\)
Starting index \(=5\)
Result: Substring \(=02^{\prime} Y 1^{\prime}(2\) is the length of the substring)
Two bytes from the string were copied, starting at character \#5 (that is, characters 5 and 6)
Carry \(=0\), since no problems occurred in forming the substring.
2. Data: String \(=0 E^{‘} 8657\) POWELL ST, \(\left(0 \mathrm{E}_{16}=14_{10}\right.\) is the length of the string)
Maximum length of substring \(=10_{16}=16_{10}\)
Number of bytes to copy \(=0 D_{16}=13_{10}\)
Starting index \(=6\)
Result: Substring \(=09^{`}\) POWELL ST' \((09\) is the length of the substring) characters available in the string to provide the specified number of bytes to copy.
3. Data: String \(=16\) '9414 HEGENBERGER DRIVE' ( \(16_{16}=22_{10}\) is the length of the string)
Maximum length of substring \(=10_{16}=16_{10}\) Number of bytes to copy \(=11_{16}=17_{10}\) Starting index \(=6\)
Result: Substring \(=10^{\circ}\) HEGENBERGER DRIV' ( \(10_{16}=16_{10}\) is the length of the substring) Carry \(=1\), since the number of bytes to copy exceeded the maximum length of the substring.
\(;\) ;









Purpose:








Purpose:








Purpose:








Purpose:








Purpose:








Purpose:








Purpose:








Purpose:








Purpose:








Purpose:








Purpose:








Purpose:
Copy a substring from a string given a starting ;
Copy a substring from a string given a starting ;
Copy a substring from a string given a starting ;
Copy a substring from a string given a starting ;
Copy a substring from a string given a starting ;
Copy a substring from a string given a starting ;
Copy a substring from a string given a starting ;
Copy a substring from a string given a starting ;
Copy a substring from a string given a starting ;
Copy a substring from a string given a starting ;
Copy a substring from a string given a starting ;
Copy a substring from a string given a starting ; index and the number of bytes index and the number of bytes index and the number of bytes index and the number of bytes index and the number of bytes index and the number of bytes index and the number of bytes index and the number of bytes index and the number of bytes index and the number of bytes index and the number of bytes index and the number of bytes ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ;
Entry:
Entry:
Entry:
Entry:
Entry:
Entry:
Entry:
Entry:
Entry:
Entry:
Entry:
Entry: Register pair HL = Address of squrce string Register pair HL = Address of squrce string Register pair HL = Address of squrce string Register pair HL = Address of squrce string Register pair HL = Address of squrce string Register pair HL = Address of squrce string Register pair HL = Address of squrce string Register pair HL = Address of squrce string Register pair HL = Address of squrce string Register pair HL = Address of squrce string Register pair HL = Address of squrce string Register pair HL = Address of squrce string ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ;
Register pair \(D E=\) Address of destination string;
Register pair \(D E=\) Address of destination string;
Register pair \(D E=\) Address of destination string;
Register pair \(D E=\) Address of destination string;
Register pair \(D E=\) Address of destination string;
Register pair \(D E=\) Address of destination string;
Register pair \(D E=\) Address of destination string;
Register pair \(D E=\) Address of destination string;
Register pair \(D E=\) Address of destination string;
Register pair \(D E=\) Address of destination string;
Register pair \(D E=\) Address of destination string;
Register pair \(D E=\) Address of destination string;
Register \(A=\) Maximum length of destination
Register \(A=\) Maximum length of destination
Register \(A=\) Maximum length of destination
Register \(A=\) Maximum length of destination
Register \(A=\) Maximum length of destination
Register \(A=\) Maximum length of destination
Register \(A=\) Maximum length of destination
Register \(A=\) Maximum length of destination
Register \(A=\) Maximum length of destination
Register \(A=\) Maximum length of destination
Register \(A=\) Maximum length of destination
Register \(A=\) Maximum length of destination string string string string string string string string string string string string
Register \(B=\) Number of bytes to copy
Register \(B=\) Number of bytes to copy
Register \(B=\) Number of bytes to copy
Register \(B=\) Number of bytes to copy
Register \(B=\) Number of bytes to copy
Register \(B=\) Number of bytes to copy
Register \(B=\) Number of bytes to copy
Register \(B=\) Number of bytes to copy
Register \(B=\) Number of bytes to copy
Register \(B=\) Number of bytes to copy
Register \(B=\) Number of bytes to copy
Register \(B=\) Number of bytes to copy Register \(\mathrm{C}=\) Starting index into source string ; Register \(\mathrm{C}=\) Starting index into source string ; Register \(\mathrm{C}=\) Starting index into source string ; Register \(\mathrm{C}=\) Starting index into source string ; Register \(\mathrm{C}=\) Starting index into source string ; Register \(\mathrm{C}=\) Starting index into source string ; Register \(\mathrm{C}=\) Starting index into source string ; Register \(\mathrm{C}=\) Starting index into source string ; Register \(\mathrm{C}=\) Starting index into source string ; Register \(\mathrm{C}=\) Starting index into source string ; Register \(\mathrm{C}=\) Starting index into source string ; Register \(\mathrm{C}=\) Starting index into source string ; Index of 1 is first character of Index of 1 is first character of Index of 1 is first character of Index of 1 is first character of Index of 1 is first character of Index of 1 is first character of Index of 1 is first character of Index of 1 is first character of Index of 1 is first character of Index of 1 is first character of Index of 1 is first character of Index of 1 is first character of string string string string string string string string string string string string
A string is a maximum of 255 bytes long plus
A string is a maximum of 255 bytes long plus
A string is a maximum of 255 bytes long plus
A string is a maximum of 255 bytes long plus
A string is a maximum of 255 bytes long plus
A string is a maximum of 255 bytes long plus
A string is a maximum of 255 bytes long plus
A string is a maximum of 255 bytes long plus
A string is a maximum of 255 bytes long plus
A string is a maximum of 255 bytes long plus
A string is a maximum of 255 bytes long plus
A string is a maximum of 255 bytes long plus a length byte which precedes it. a length byte which precedes it. a length byte which precedes it. a length byte which precedes it. a length byte which precedes it. a length byte which precedes it. a length byte which precedes it. a length byte which precedes it. a length byte which precedes it. a length byte which precedes it. a length byte which precedes it. a length byte which precedes it.
Destination string := The substring from the
Destination string := The substring from the
Destination string := The substring from the
Destination string := The substring from the
Destination string := The substring from the
Destination string := The substring from the
Destination string := The substring from the
Destination string := The substring from the
Destination string := The substring from the
Destination string := The substring from the
Destination string := The substring from the
Destination string := The substring from the string. string. string. string. string. string. string. string. string. string. string. string. if no errors then if no errors then if no errors then if no errors then if no errors then if no errors then if no errors then if no errors then if no errors then if no errors then if no errors then if no errors then
Exit:
Exit:
Exit:
Exit:
Exit:
Exit:
Exit:
Exit:
Exit:
Exit:
Exit:
Exit: ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ;
            error and the CARRY flag \(=1\).
            if (index \(=0\) ) or (maxlen \(=0\) ) or
                    (index > length (source)) then
                    the destination string will have a zera
                    length.
            if (index + count - 1) > length (source) ;
            then ;
                    the destination string becomes everything ;
                    from index to the end of souree string.;

Registers used: AF, BC, DE,HL
Registers used: AF, BC, DE,HL ..... ;

    CARRY : \(=0\)
CARRY : = 0 ..... ;

else
else

            the following conditions cause an ;
the following conditions cause anerror and the CARRY flag \(=1\).if (index \(=0\) ) or (maxlen \(=0\) ) or(index > length(source)) thenlength.

        begin
begin
length(source)the destination string becomes everything ;from index to the end of source string.

    END:
END:;
;
Size:
Approximately (21
cycles overhead.
Program 73 bytes
Program 73 bytes
Data 2 bytes
Time: Approximately (21 \(*\) count) cycles plus 237 ..... ;;
;
Data;


\begin{tabular}{lll}
;SAVE MAXIMUM LENGTH OF & DESTINATION STRING \\
LD & (MAXLEN), A & SAVE MAXIMUM LENGTH
\end{tabular}
; INITIALIZE LENGTH OF DESTINATION STRING AND ERROR FLAG SUB A
\begin{tabular}{lll} 
LD & (DE),A & :LENGTH OF DESTINATION STRING \(=Z E R O\) \\
LD & (CPYERR),A & :ASSUME NO ERRORS
\end{tabular}
; IF NUMBER OF BYTES TO COPY IS O, EXIT WITH NO ERRORS OR B ;TEST NUMBER OF BYTES TO COPY
RET \(Z\);EXIT WITH NO ERRORS
; CARRY \(=0\)
; IF MAXIMUM LENGTH IS O, TAKE ERROR EXIT
\begin{tabular}{lll} 
LD & \(A\), (MAXLEN) & ;TEST MAXIMUM LENGTH \\
OR & \(A\) & \\
IR & \(Z\),EREXIT & ;ERROR EXIT IF MAX LENGTH IS O
\end{tabular}
; IF STARTING INDEX IS ZERO, TAKE ERROR EXIT
LD A,C ;TEST STARTING INDEX
\(\begin{array}{ll}\text { OR } & A \\ \text { JR } & Z, \text { EREXIT }\end{array}\)
; ERROR EXIT IF INDEX IS 0
; IF STARTING INDEX IS GREATER THAN LENGTH OF SOURCE ; STRING, TAKE ERROR EXIT
\begin{tabular}{lll} 
LD & \(A,(H L)\) & ;GET LENGTH OF SOURCE STRING \\
CP & \(C\) & ;COMPARE TO STARTING INDEX \\
RET & \(C\) & ERROR EXIT IF LENGTH LESS THAN INDEX \\
& & ;CARRY = 1
\end{tabular}
; CHECK IF COPY AREA FITS IN SOURCE STRING
; OTHERWISE, COPY ONLY TO END OF STRING
; COPY AREA FITS IF STARTING INDEX + NUMBER OF
; CHARACTERS TO COPY - 1 IS LESS THAN OR EQUAL TO
; LENGTH OF SOURCE STRING
; NOTE THAT STRINGS ARE NEVER MORE THAN 255 BYTES LONG
LD A,C ;FORM STARTING INDEX + COPY LENGTH
ADD A,B
IR C.REC.ALC ;JUMP IF SUM > 255
DEC A
CP (HL)
UR C.,CNT1OK ; JUMP IF MORE THAN ENOUGH TO COPY
UR Z,CNT1OK ; JUMP IF EXACTLY ENOLIGH
; CALLER ASKED FOR TOO MANY CHARACTERS. RETURN EVERYTHING
; BETWEEN INDEX AND END OF SOURCE STRING.
; SET COUNT : = LENGTH(SOURCE) - INDEX + 1;
RECALC:
\begin{tabular}{lll} 
LD & A,OFFH & ; INDICATE TRUNCATION OF COUNT \\
LD & (CPYERR), A & \\
LD & A, (HL) & ;COUNT = LENGTH - INDEX +1 \\
SUB & C & \\
INC & A & \\
LD & \(B, A\) & ;CHANGE NUMBER OF BYTES
\end{tabular}
; CHECK IF COUNT LESS THAN OR EQUAL TO MAXIMUM LENGTH OF DESTINATION STRING. IF NOT, SET COUNT TO MAXIMUM LENGTH IF COUNT \(>\) MAXLEN THEN COUNT \(:=\) MAXLEN
CNTIOK:
\begin{tabular}{lll} 
LD & A, (MAXLEN) & ;IS MAX LENGTH LARGE ENOUGH? \\
CP & B & \\
UR & NC, CNT2OK & ;JUMP IF IT IS \\
LD & \(B, A\) & ;ELSE LIMIT COPY TO MAXLEN \\
LD & A,OFFH & ;INDICATE GTRING QVERFLOW
\end{tabular}
```

    LD (CPYERR),A
    ;MOVE SUBSTRING TO DESTINATION STRING
    CNT2OK:
LD A,B
OR A
JR Z,EREXIT
LD B,O
ADD HL,EC
LD (DE),A
LD C,A
INC. DE
LDIR
;CHECK FOR COPY ERROR
LD A, (CPYERR)
OKEXIT:
OR A
;ERROR EXIT
EREXIT:
SCF ;SET CARRY TO INDICATE AN ERROR
RET
;DATA SECTION
MAXLEN: DS 1
CPYERR: DS 1
;MAXIMUM LENGTH OF DESTINATION STRING
; COPY ERROR FLAG

```

\begin{tabular}{|c|c|c|c|c|c|c|c|c|}
\hline \multirow[t]{3}{*}{MXLEN: SSTG:} & DB & 2 OH & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{; MAXIMUM LENGTH OF ;LENGTH OF STRING}} & DEST & INAT & ON & \multirow[t]{2}{*}{ETRING} \\
\hline & DB & OAH & & & & & & \\
\hline & DB & -12.345E+10 & & ' & ; 32 & BYTE & MAX & LENGTH \\
\hline DSTG: & DB & 0 & ; LENGTH & OF SUBSTRIN & & & & \\
\hline & DB & - & & , & ; 32 & BYTE & MAX & LENGTH \\
\hline & END & & & & & & & \\
\hline
\end{tabular}

\title{
Delete a Substring from a String (DELETE)
}

Deletes a substring from a string, given a starting index and a length. The string is a maximum of 255 bytes long, and the actual characters are preceded by a byte containing the length. The Carry flag is cleared if the deletion can be performed as specified. The Carry flag is set if the starting index is 0 or beyond the length of the string; the string is left unchanged in either case. If the deletion extends beyond the end of the string, the Carry flag is set to 1 and only the characters from the starting index to the end of the string are deleted.

Procedure: The program exits immediately if either the starting index or the number of bytes
to delete is 0 . It also exits if the starting index is beyond the length of the string. If none of these conditions holds, the program checks to see if the string extends beyond the area to be deleted. If it does not, the program simply truncates the string by setting the new length to the starting index minus 1. If it does, the program compacts the resulting string by moving the bytes above the deleted area down. The program then determines the new string's length and exits with the Carry cleared if the specified number of bytes were deleted or with the Carry set to 1 if any errors occurred.

Registers Used: AF, BC, DE, HL
Execution Time: Approximately 21 * NUMBER OF BYTES MOVED DOWN + 224 cycles, where NUMBER OF BYTES MOVED DOWN is zero if the string can be truncated and is STRING LENGTH STARTING INDEX - NUMBER OF BYTES TO DELETE +1 if the string must be compacted. That is, it takes extra time when the deletion creates a "hole" in the string that must be filled by compaction.

\section*{Examples}
1. STRING LENGTH \(=20_{16}\left(32_{10}\right)\) STARTING INDEX \(=19_{16}\left(25_{10}\right)\) NUMBER OF BYTES TO DELETE \(=08\)
Since there are exactly eight bytes left in the string starting at index \(19_{16}\), all the routine must do is truncate (that is, cut off the end of the string). This takes
\(21 * 0+224=224\) cycles
2. STRING LENGTH \(=40_{16}\left(64_{10}\right)\) STARTING INDEX \(=19_{16}\left(25_{10}\right)\)
NUMBER OF BYTES TO DELETE \(=08\)

Since there are \(20_{16}\left(32_{10}\right)\) bytes above the truncated area, the routine must move them down eight positions to fill the "hole." Thus NUMBER OF BYTES MOVED DOWN \(=32_{10}\) and the execution time is
\(21 * 32+224=672+224=896\) cycles
Program Size: 58 bytes
Data Memory Required: One byte anywhere in RAM for an error flag (address DELERR)

\section*{Special Cases:}
1. If the number of bytes to delete is 0 , the program exits with the Carry flag cleared (no errors) and the string unchanged.
2. If the string does not even extend to the specified starting index, the program exits with the Carry flag set to 1 (indicating an error) and the string unchanged.
3. If the number of bytes to delete exceeds the number available, the program deletes all bytes from the starting index to the end of the string and exits with the Carry flag set to 1 (indicating an error).

\section*{Entry Conditions}

Base address of string in HL
Number of bytes to delete in B
Starting index to delete from in C

\section*{Exit Conditions}

Substring deleted from string. If no errors occur, the Carry flag is cleared. If the starting index is 0 or beyond the length of the string, the Carry flag
is set and the string is unchanged. If the number of bytes to delete would go beyond the end of the string, the Carry flag is set and the characters from the starting index to the end of the string are deleted.

\section*{Examples}
\begin{tabular}{ll} 
1. Data: & String \(=26^{\prime}\) SALES FOR MARCH AND \\
& APRIL OF THIS YEAR' \\
& \(\left(26_{16}=38_{10}\right.\) is the length of the string \()\) \\
& Number of bytes to delete \(=0 A_{16}=10_{10}\) \\
& Starting index to delete from \(=10_{16}=16_{10}\) \\
Result: & String \(=1 C\) 'SALES FOR MARCH OF THIS \\
& YEAR' \(\left(1 C_{16}=28_{10}\right.\) is the length of the \\
& string with ten bytes deleted starting with \\
& the 16th character - the deleted material is \\
& 'AND APRIL' \()\) \\
& Carry \(=0\), since no problems occurred in the \\
& deletion.
\end{tabular}

String \(=26^{\circ}\) SALES FOR MARCH AND APRIL OF THIS YEAR'
( \(26_{16}=38_{10}\) is the length of the string)
Number of bytes to delete \(=0 \mathrm{~A}_{16}=10_{10}\)
Starting index to delete from \(=10_{16}=16_{10}\)

YEAR' \(\left(1 C_{16}=28_{10}\right.\) is the length of the string with ten bytes deleted starting with the 16th character-the deleted material is 'AND APRIL') deletion.

Result: \(\quad\) String \(=12^{\prime}\) THE PRICE IS \(\$ 3.00^{\prime}\left(12_{16}=\right.\) \(18_{10}\) is the length of the string with all remaining bytes deleted)
Carry \(=1\), since there were not as many bytes left in the string as were supposed to be deleted.
2. Data: \(\quad\) String \(=28^{\circ}\) THE PRICE IS \(\$ 3.00(\$ 2.00\) BEFORE JUNE 1)' \(\left(28_{16}=40_{10}\right.\) is the length of the string)
Number of bytes to delete \(=30_{16}=48_{10}\)
Starting index to delete from \(=13_{16}=19_{10}\)
;
;
;
Title: Melete substring from ;
Nitle
Delete a substring fram a string ;

Delete ;
Purpase: Delete a substring fram a string given a : starting index and a length
R ;
Register pair \(H L=B a s e\) address of string
Register \(E=\) Number of bytes to delete ;
Register \(C=S t a r t i n g\) index into the string.
An index of 1 is the first character ;
is a maximum
A string is a maximum of 255 bytes long plus;
a length byte which precedes it. ;
Exit: Substring deleted. ;
if no errors then ;
CARRY : \(=0\);
else ;
\begin{tabular}{|c|c|}
\hline & ```
begin
    the following conditions cause an
    error with CARRY = 1.
    if (index = 0) or (index > length(string))
        then do not change string
    if count is too large then
        delete only the characters from
        index to end of string
end;
``` \\
\hline Registers used: & \(A F, B C, D E, H L\) \\
\hline Time: & Approximately 21 * (LENGTH(STRG)-INDEX-COUNT+1) plus 224 cycles overhead \\
\hline Size: & Program 58 bytes Data 1 bytes \\
\hline
\end{tabular}

; CHECK IF STARTING INDEX WITHIN STRING ; ERROR EXIT IF NOT
\begin{tabular}{lll} 
LD & \(A,(H L)\) & ;GET LENGTH \\
\(C P\) & \(C\) & IS INDEX WITHIN STRING? \\
RET & \(C\) & INO, TAKE ERROR EXIT
\end{tabular}
; BE SURE ENOUGH CHARAC:TERS ARE AVAILABLE
; IF NOT, DELETE ONLY TO ENL OF STRING
; IF INDEX + NUMBER OF CHARACTERS - 1 > LENGTH(STRING) THEN
; NUMBER OF CHARACTERS : = LENGTH(STRING) - INDEX +1
\(\begin{array}{lll}\text { LD } & A, C & \text { GET INDEX } \\ \text { ADD } & A, B & \text { ADD NUMBER OF CHARACTERS TO DELETE }\end{array}\)
IR C,TRUNC ;TRUNCATE IF SUM \(>255\)
LD E,A ;SAVE SUM AS STARTING INDEX FOR MOVE
DEC A
CP (HL) ;COMPARE TO LENGTH
UR C.CNTOK ; JUMP IF ENOUGH CHARACTERS AVAILABLEE IR \(Z\),TRUNC ;TRUNCATE BUT NO ERRORS (EXACTLY ENOUGH
; CHARACTERS)

LD A, OFFH ; INDICATE ERROR - NOT ENOUGH CHARACTERS
LD (DELERR),A ; AVAILABLE FOR DELETION
```

; TRUNCATE STRING - NO COMPACTING NECESSARY
; STRING LENGTH = INDEX - 1
TRUNC:

| LD | A,C | ;STRING LENGTH $=$ INDEX - 1 |
| :--- | :--- | :--- |
| LIEC | $A$ |  |
| LD | (HL), A |  |
| LD | A, (DELERR) |  |
| RRA |  | ;CARRY $=0$ IF NO ERRORS |
| RET |  | ;EXIT |

; DELETE SUBSTRING BY COMPACTING
; MOVE ALL CHARACTERS ABQVE DELETED AREA DOWN ; NEW LENGTH = OLD LENGTH - NLMBER OF BYTES TO DELETE
CNTOK:

| LD | A, (HL) |  |
| :--- | :--- | :--- |
| LD | D, A | ;SAVE OLD LENGTH |
| SUB | B | ;SET NEW LENGTH |

LD (HL), A
; CALCULATE NUMBER OF CHARACTERS TO MOVE
; NUMBER = STRING LENGTH - (INDEX + NUMBER OF BYTES) + 1
LD A,D ;GET OLD LENGTH
SUB E ; SUBTRACT INDEX + NUMBER OF BYTES
INC $A \quad ; A=$ NUMBER OF CHARACTERS TO MOVE

```

```

LDIR ;COMPACT STRING BY MOUING LOWN
; GOOD EXIT
OKEXIT:

| QR | A | ; CLEAR CARRY, NO ERRORS |
| :--- | :--- | :--- |
| RET |  |  |
| ;DATA |  |  |
| DS | 1 | ;DELETE ERROR FLAG |

```
;

SCBE:
LD HL,SSTG ;HL = BASE ADDRESS OF STRING


\title{
Insert a Substring into a String (INSERT)
}

Inserts a substring into a string, given a starting index. The string and substring are both a maximum of 255 bytes long, and the actual characters are preceded by a byte containing the length. The Carry flag is cleared if the insertion can be accomplished with no problems. The Carry flag is set if the starting index is 0 or beyond the length of the string. In the second case, the substring is concatenated to the end of the string. The Carry flag is also set if the string with the insertion will exceed a specified maximum length. In that case, the program inserts only enough of the substring to give the string its maximum length.
Procedure: The program exits immediately if the starting index or the length of the substring is 0 . If neither is 0 , the program checks to see if the insertion will produce a string longer than
the specified maximum length. If this is the case, the program truncates the substring. The program then checks to see if the starting index is within the string. If it is not, the program simply concatenates the substring by moving it to the memory locations immediately after the end of the string. If the starting index is within the string, the program must first make room for the insertion by moving the remaining characters up in memory. This move must start at the highest address to avoid writing over any data. Finally, the program can move the substring into the open area. The program then determines the new string length and exits with the Carry flag set appropriately (to 0 if no problems occurred and to 1 if the starting index was 0 , if the substring had to be truncated, or if the starting index was beyond the length of the string).

Registers Used: AF, BC, DE, HL
Execution Time: Approximately 21 * NUMBER OF BYTES MOVED \(+21 *\) NUMBER OF BYTES INSERTED + 290. NUMBER OF BYTES MOVED is the number of bytes that must be moved to create space for the insertion. If the starting index is beyond the end of the string, NUMBER OF BYTES MOVED is 0 since the substring is simply concatenated to the string. Otherwise, it is STRING LENGTH STARTING INDEX +1 , since the bytes at or above the starting index must be moved. NUMBER OF BYTES INSERTED is the length of the substring if no truncation occurs. It is the maximum length of the string minus its current length if inserting the substring produces a string longer than the maximum.

\section*{Examples}
1. STRING LENGTH \(=20_{16}\left(32_{10}\right)\)

STARTING INDEX \(=19_{16}\left(25_{10}\right)\)
MAXIMUM LENGTH \(=30_{16}\left(48_{10}\right)\)
SUBSTRING LENGTH \(=06\)
We want to insert a substring six bytes long, starting at the 25 th character. Since eight bytes must be
moved up (NUMBER OF BYTES MOVED = 32\(25+1\) ) and six bytes must be inserted, the execution time is approximately
\(21 * 8+21 * 6+290=168+126+290=584\) cycles
2. STRING LENGTH \(=20_{16}\left(32_{10}\right)\) STARTING INDEX \(=19_{16}\left(25_{10}\right)\) MAXIMUM LENGTH \(=24_{16}\left(36_{10}\right)\) SUBSTRING LENGTH \(=06\)
Unlike Example 1, here we can insert only four bytes of the substring without exceeding the maximum length of the string. Thus, NUMBER OF BYTES MOVED \(=8\) and NUMBER OF BYTES INSERTED \(=4\). The execution time is approximately
\(21 * 8+21 * 4+290=168+84+290=542\) cycles
Program Size: 90 bytes
Data Memory Required: One byte anywhere in RAM for an error flag (address INSERR).

\section*{Special Cases:}
1. If the length of the substring (the insertion) is 0 , the program exits with the Carry flag cleared (no errors) and the string unchanged.
2. If the starting index for the insertion is 0 (that is, the insertion would start in the length byte), the program exits with the Carry flag set to 1 (indicating an error) and the string unchanged.
3. If the string with the substring inserted exceeds the specified maximum length, the program inserts only enough characters to reach the maximum length. The Carry flag is set to 1 to indicate that the insertion has been truncated.

\section*{Entry Conditions}

Base address of substring in DE
Base address of string in HL
Maximum length of string in B
Starting index at which to insert the substring in C
4. If the starting index of the insertion is beyond the end of the string, the program concatenates the insertion at the end of the string and indicates an error by setting the Carry flag to 1 .
5. If the original length of the string exceeds its specified maximum length, the program exits with the Carry flag set to 1 (indicating an error) and the string unchanged.

\section*{Exit Conditions}

Substring inserted into string. If no errors occur, the Carry flag is cleared. If the starting index or the length of the substring is 0 , the Carry flag is set and the string is not changed. If the starting index is beyond the length of the string, the Carry flag is set and the substring is concatenated to the end of the string. If the string with the substring inserted would exceed the specified maximum length, the Carry flag is set and only those characters from the substring which bring the string to maximum length are inserted.

\section*{Examples}
1. Data: String \(=0 A^{\prime} \mathrm{JOHN}\) SMITH' \(\left(0 \mathrm{~A}_{16}=10_{10}\right.\) is the length of the string)
Substring \(=08^{\prime}\) WILLIAM' ( 08 is the length of the substring)
Maximum length of string \(=14_{16}=20_{10}\)
Starting index \(=06\)
Result: \(\quad\) String \(=12^{\prime}\) JOHN WILLIAM SMITH' \(\left(12_{16}=18_{10}\right.\) is the length of the string with the substring inserted)
Carry \(=0\), since no problems occurred in the insertion.
2. Data: String \(=0 A^{\prime}\) JOHN SMITH' \(\left(0 A_{16}=10_{10}\right.\) is the length of the string)
Substring \(=0 C^{\prime}\) ROCKEFELLER' \(\left(0 \mathrm{C}_{16}=\right.\) \(12_{10}\) is the length of the substring)
Maximum length of string \(=14_{16}=20_{10}\) Starting index \(=06\)
Result: \(\quad\) String \(=14\) 'JOHN ROCKEFELLESMITH’ \(\left(14_{16}=20_{10}\right.\) is the length of the string with as much of the substring inserted as the maximum length would allow)
Carry \(=1\), since some of the substring could not be inserted without exceeding the maximum length of the string.
Title: Insert a substring inta a string;

Name:;

Insert
Insert ..... ;;
Purpose: Insert a substring into a string given a ..... ;
starting index ..... ;
Entry: Register pair HL = Address of string;Register pair \([\mathrm{IE}=\) Address of substring to;
insert ..... ;
Register \(B=\) Maximum length of string
Register \(B=\) Maximum length of string ..... ;
Register \(C=S t a r t i n g\) index to insert the ..... ;
substring ..... ;
A string is a maximum of 255 bytes long plus;
a length byte which precedes it. ..... ;
Exit: Substring inserted into string. ..... ;;
if no errors then ..... ;
CARRY \(=0\)
else ..... ;beginthe following conditions cause the;
;CARRY flag to be set.if index \(=0\) then,do not insert the substringif length(strg) \(>\) maximum length then;
;
do not insert the substring
if index \()\) ert (sub) ..... ;
if index \(>\) length(strg) then ..... ;concatenate substg onto the end of the
;
source string ..... ;
if length(strg) +length(substring) \(>\) maxlen ..... ;then insert only enough of the substring
to reach maximum length ..... ;
end; ..... ;
Registers used: AF, EC, DE,HL .....  ..... ;;
Time: Approximately ..... ;
21 * (LENGTH(STRG) - INDEX + 1) + ..... ;
21 * (LENGTH(SUBSTG)) + ..... ;
290 cycles overhead ..... ;
;
Pragram 90 bytes Size:

Program 90 bytesData 1 byte

;CHECK WHETHER INSERTION WILL MAKE STRING TOO LONG
; IF IT WILL, TRUNCATE SUBSTRING AND SET
; TRUNCATION FLAG.
; INSERTION TOO LONG IF STRING LENGTH + SUBSTRING LENGTH ; EXCEEDS MAXIMUM LENGTH. REMEMBER, STRINGS CANNOT BE ; MORE THAN 255 BYTES LONG

\section*{CHKLEN:}
\begin{tabular}{|c|c|c|}
\hline LD & A, (DE) & ;TOTAL = STRING + SUBSTRING \\
\hline ADD & A, (HL) & \\
\hline UR & C., TRUNC. & ; TRUNCATE SUBSTRING IF NEW LENGTH > 255 \\
\hline CP & B & ; COMPARE TO MAXIMUM LENGTH OF STRING \\
\hline LD & A, (DE) & ; \(A=\) LENGTH OF SUBSTRING \\
\hline JR & C., IDXLEN & ; JUMP IF TOTAL \& MAX LENGTH \\
\hline JR & Z, IDXLEN & ; OR EQUAL \\
\hline
\end{tabular}
; SUBSTRING DOES NOT FIT, SO TRUNCATE IT
; SET ERROR FLAG TO INDICATE TRUNCATION
; LENGTH THAT FITS = MAXIMUM LENGTH - STRING LENGTH
TRUNC:

; INDEX NOT WITHIN STRING, SO CONCATENATE
; NEW LENGTH OF STRING = OLD LENGTH + SUBSTRING LENGTH
LD C.A ;SAVE CURRENT STRING LENGTH
ADD A,B ;ADD LENGTH OF SUBSTRING
\begin{tabular}{|c|c|c|}
\hline LD & (HL), A & ; SET NEW LENGTH OF STRING \\
\hline \multicolumn{3}{|l|}{; SET ADDRESSES FOR CONCATENATION} \\
\hline ; DE & \(=\) STRING ADDRESS + L & LENGTH(STRING) + 1 \\
\hline ; HL & \(=\) SUBSTRING ADDRESS & \\
\hline EX & DE, HL & ; \(\mathrm{HL}=\) SUBSTRING ADLIRESS \\
\hline LD & A, C & ; DE = END OF STRING \\
\hline INC: & A & \\
\hline ADD & A, E & \\
\hline LD & E, A & \\
\hline JR & NC, IDXL 1 & \\
\hline INC. & D & \\
\hline
\end{tabular}

IDXL1:


LENOK:

LDDR ;OPEN UP FOR SUBSTRING
\begin{tabular}{lll}
;RESTORE REGISTERS \\
EX & DE,HL & \\
INC & \(D E\) & [DE = ADDRESS TO MOVE STRING TO \\
POP & \(H L\) & \(; H L=A D D R E S S\) OF SUBSTRING \\
POP & \(B C\) & \(; B=\) LENGTH OF SUBSTRING
\end{tabular}
; MOVE SUBSTRING INTO OFEN AREA
; HL = ADDRESS OF SUBSTRING
; DE \(=\) ADDRESS TO MOVE SUBSTRING TO
; \(\mathrm{C}=\) LENGTH OF SUBSTRING
MVESUB:

; SAMPLE EXECUTION:

SC8F:


\section*{8-Bit Array Summation (ASUM8)}

Adds the elements of an array, producing a 16-bit sum. The array consists of up to 255 bytelength elements.

Procedure: The program clears the sum initially. It then adds elements one at a time to the less significant byte of the sum, starting at the base address. Whenever an addition produces a carry, the program increments the more significant byte of the sum.

Registers Used: AF, B, DE, HL
Execution Time: Approximately 38 cycles per bytelength element plus 49 cycles overhead

Program Size: 19 bytes
Data Memory Required: None
Special Case: An array size of 0 causes an immediate exit with the sum equal to 0 .

\section*{Entry Conditions}

Base address of array in HL
Size of array in bytes in B

\section*{Exit Conditions}

Sum in HL

\section*{Example}


7
; SAMPLE EXECUTTION

SC9A:
\begin{tabular}{ll} 
LD & \(H L, B U F\) \\
LD & \(A,(B U F S Z)\)
\end{tabular}\(\quad ; H L=B A S E\) ADDRESS OF BLIFFER
\begin{tabular}{|c|c|c|c|}
\hline & LD CALL & B, A ASUM8 & ```
;B = SIZE OF BIIFFER IN BYTES
; SUM OF TEST DATA IS OTFG HEX,
; HL = 07F8H
``` \\
\hline & JR & SC9A & \\
\hline \multirow[t]{3}{*}{\[
\begin{aligned}
& \text {; TEST } \\
& \text { SIZE } \\
& \text { BUFSZ: }
\end{aligned}
\]} & DATA, & CHANGE FOR OTHER & VALUES \\
\hline & EQU & 01 OH & ; SIZE OF BUFFER IN BYTES \\
\hline & DB & SIZE & ; SIZE OF BUFFER IN BYTES \\
\hline \multirow[t]{17}{*}{BUF:} & DB & OOH & ; BUFFER \\
\hline & DB & 11 H & ; DECIMAL ELEMENTS ARE 0,17,34,51,68 \\
\hline & DB & 22H & ; 85, 102,119,135,153,170,187,204 \\
\hline & DB & 33 H & ; 221,238,255 \\
\hline & DB & 44H & \\
\hline & DB & 55H & \\
\hline & DB & 66 H & \\
\hline & DB & 77H & \\
\hline & DB & 88H & \\
\hline & DB & 99 H & \\
\hline & DB & OAAH & \\
\hline & DB & OBBH & \\
\hline & DB & OCCH & \\
\hline & DB & ODDH & \\
\hline & DB & OEEH & \\
\hline & DB & OFFH & ; SUM = 07F8 (2040 DECIMAL) \\
\hline & END & & \\
\hline
\end{tabular}

Adds the elements of an array, producing a 24 -bit sum. The array consists of up to 255 wordlength ( 16 -bit) elements. The elements are arranged in the usual Z80 format with the less significant bytes first.

Procedure: The program clears the sum initially. It then adds elements to the less significant bytes of the sum one at a time, starting at the base address. Whenever an addition produces a carry, the program increments the most significant byte of the sum.

Registers Used: AF, BC, DE, HL
Execution Time: Approximately 68 cycles per 16bit element plus 49 cycles overhead

Program Size: 25 bytes
Data Memory Required: None
Special Case: An array size of 0 causes an immediate exit with the sum equal to 0 .

\section*{Entry Conditions}

Base address of array in HL
Size of array in 16-bit words in B

\section*{Exit Conditions}

Most significant byte of sum in E
Middle and least significant bytes of sum in HL

\section*{Example}
1. Data: Array (in 16-bit words) consists of
\begin{tabular}{ll} 
F7A1 \(_{16}\) & 5A36 \(_{16}\) \\
239B \(_{16}\) & 166C \(_{16}\) \\
31D5 \(_{16}\) & CBF5 \(_{16}\) \\
70F2 & \\
E107
\end{tabular}

Result: \(\quad\) Sum \(=03\) DBA \(_{16}\)
\((E)=03_{16}\)
\((H L)=D B A 116\)
; Purpose: Sum the elements of an array, yielding a 24-bit; result. Maximum size is 255 16-bit elements ;
Entry: Register pair HL = Ease address of array; Register \(B=\) Size of array in words ;
Register \(A=\) High byte of sum
Register \(A=\) High byte of sum ;
Register \(H=\) Middle byte of sum ;
Register \(L=\) Low byte of sum ;
Registers used: \(A F, B C, D E, H L\),
Time: Approximately 68 cycles per element plus ;
49 cycles averhead ;
Size: Frogram 25 bytes ;
; TEST ARRAY LENGTH
;EXIT WITH SUM \(=0\) IF NOTHING IN ARRAY
\begin{tabular}{lll} 
EX & \(\mathrm{DE}, \mathrm{HL}\) & SAVE BASE ADDRESS OF ARRAY \\
LD & \(\mathrm{HL}, \mathrm{O}\) & SINITIALIZE SUM TO \(O\)
\end{tabular}
; CHECK FOR ARRAY LENGTH OF ZERO
\begin{tabular}{lll} 
LD & \(A, B\) & ;TEST ARRAY LENGTH \\
OR & \(A\) & ;EXIT WITH SUM \(=0\) IF LENGTH \(=0\) \\
RET & \(Z\) &
\end{tabular}
; INITIALIZE ARRAY POINTER, SUM
EX DE,HL ;BASE ADDRESS BACK TO HL ; LOW, MIDDLE BYTES OF SUM \(=0\)
LD C,E \(\quad \mathrm{C}=\mathrm{HIGH}\) BYTE OF SUM \(=0\) ; \(\mathrm{D}=\mathrm{MIDDLE}\) BYTE OF SUM ; \(E=\) LOW BYTE OF SUM
; ADD WORD-LENGTH ELEMENTS TO SUM ONE AT A TIME
; INCREMENT HIGH BYTE OF SUM WHENEVER A CARRY OCCURS
SUMLP:
\begin{tabular}{lll} 
LD & A,E & ;ADD LOW BYTES OF ELEMENT AND SUM \\
ADD & \(A,(H L)\) & \\
LD & \(E, A\) & ;ADD HIGH BYTE OF ELEMENT TO \\
INC & \(H L\) & \\
LD & \(A, D\) & MIDDLE BYTE OF SUM \\
ADC & \(A,(H L)\) & \\
LD & D,A & \\
IR & NC, DECCNT & IUMP IF NO CARRY \\
INC & \(C:\) &
\end{tabular}

DECC:NT:
INC HL
DUNZ SUMLP
EXIT:
EX DE,HL ;HL = MIDDLE AND LOW BYTES OF SUM


\section*{Find Maximum Byte-Length Element (MAXELM)}

Finds the maximum element in an array. The array consists of up to 255 unsigned byte-length elements.

Procedure: The program exits immediately' (setting Carry to 1) if the array has no elements. Otherwise, the program assumes that the element at the base address is the maximum. It then proceeds through the array, comparing the supposed maximum with each element and retaining the larger value and its address. Finally, the program clears Carry to indicate a valid result.

Registers Used: AF, B, DE, HL
Execution Time: Approximately 36 to 58 cycles per element plus 35 cycles overhead. If, on the average, the program must replace the maximum in half of the iterations, the execution time is approximately 94 * ARRAY SIZE \(/ 2+35\) cycles.
Program Size: 19 bytes Data Memory Required: None Special Cases:
1. An array size of 0 causes an immediate exit with the Carry flag set to 1 to indicate an invalid result.
2. If the largest unsigned value occurs more than once, the program returns with the lowest possible address. That is, it returns with the address closest to the base address that contains the maximum value.

\section*{Entry Conditions}

Base address of array in HL
Size of array in bytes in B

\section*{Exit Conditions}

Largest unsigned element in A
Address of largest unsigned element in HL Carry \(=0\) if result is valid; 1 if size of array is 0 and result is meaningless.

\section*{Example}
1. Data: Array (in bytes) consists of
\begin{tabular}{ll}
\(35_{16}\) & \(44_{16}\) \\
\(\mathrm{Ab}_{16}\) & \(59_{16}\) \\
\(\mathrm{D}_{16}\) & \(7 \mathrm{~A}_{16}\) \\
\(1 \mathrm{~B}_{16}\) & \(\mathrm{CF}_{16}\)
\end{tabular}

Result: The largest unsigned element is element \#2 (D2 \({ }_{16}\) )
(A) = largest element (D2 \({ }_{16}\) )
\((\mathrm{HL})=\) BASE +2 (lowest address containing D2 \(2_{16}\) )
Carry flag \(=0\), indicating that array size is non-zero and the result is valid.
```

; ;
; ;
Title Find maximum byte-length element ;
Title Find maximum byte-length element;
Name: MAXELM ;
Purpose: Given the base address and size of an array, ;
find the largest element ;
Entry: Register pair HL = Base address of array;
Register E = Size of array in bytes ;
Exit: If size of array not zerg then ;
Carry flag = 0 ;
Register A = Largest element ;
Register pair HL = Address of that element ;
if there are duplicate values of the largest;
element, register pair HL has the address ;
nearest to the base address ;
else
Carry flag = 1
Registers used: AF,B,DE,HL
Time: Appraximately 36 to 58 cycles per element
plus 35 cycles overhead
Size: Program 19 bytes
,
Mrogram 19 bytes ;
;
;
MAXELM:

| ;EXIT WITH CARRY SET IF NO ELEMENTS IN ARRAY |  |  |
| :--- | :--- | :--- | :--- |
| LD | A,B | ;TEST ARRAY SIZE |
| OR | $A$ |  |
| SCF |  | ;SET CARRY TO INDICATE ERROR EXIT |
| RET | $Z$ | ;RETURN IF NO ELEMENTS |

    ; REPLACE PREVIOUS GUESS AT LARGEST ELEMENT WITH
    ; CURRENT ELEMENT. FIRST TIME THROUGH, TAKE FIRST
    ; ELEMENT AS GUESS AT LARGEST
    MAXLP: LD A,(HL) ;LARGEST = CURRENT ELEMENT
LD E,L ;SAVE ADDRESS OF LARGEST
LD D,H
;COMPARE CURRENT ELEMENT TO LARGEST
;KEEP LOOKING UNLESS CURRENT ELEMENT IS LARGER
MAXLP1:

| DEC | $B$ |
| :--- | :--- |
| IR | $Z, E X I T$ |
| INC | $H L$ |

```

sc9c:
\begin{tabular}{lll} 
& LD & HL, ARY \\
& LD & B, SZAR \\
& CALL & MAXELM
\end{tabular}

END

\section*{Find Minimum Byte-Length Element (MINELM)}

Finds the minimum element in an array. The array consists of up to 255 unsigned byte-length elements.
Procedure: The program exits immediately (setting Carry to 1) if the array has no elements. Otherwise, the program assumes that the element at the base address is the minimum. It then proceeds through the array, comparing the supposed minimum to each element and retaining the smaller value and its address. Finally, the program clears Carry to indicate a valid result.

\footnotetext{
Registers Used: AF, B, DE, HL
Execution Time: Approximately 36 to 65 cycles per element plus 35 cycles overhead. If, on the average, the program must replace the minimum in half of the iterations, the execution time is approximately 101 * ARRAY SIZE \(/ 2+35\) cycles.
}

Program Size: 21 bytes

\section*{Data Memory Required: None Special Cases:}
1. An array size of 0 causes an immediate exit with the Carry flag set to 1 to indicate an invalid result.
2. If the smallest unsigned value occurs more than once, the program returns with the lowest possible address. That is, it returns with the address closest to the base address that contains the minimum value.

\section*{Entry Conditions}

Base address of array in HL Size of array in bytes in B

\section*{Exit Conditions}

Smallest unsigned element in A
Address of smallest unsigned element in HL Carry \(=0\) if result is valid; 1 if size of array is 0 and result is meaningless.

\section*{Example}
1. Data: Array (in bytes) consists of
\begin{tabular}{ll}
\(35_{16}\) & \(44_{16}\) \\
\(\mathrm{Ab}_{16}\) & \(59_{16}\) \\
\(\mathrm{D} 2_{16}\) & \(7 \mathrm{~A}_{16}\) \\
\(1 \mathrm{~B}_{16}\) & \(\mathrm{CF}_{16}\)
\end{tabular}

Result: The smallest unsigned element is element \#3 ( \(1 \mathrm{~B}_{16}\) )
\((\mathrm{A})=\) smallest element \(\left(1 \mathrm{~B}_{16}\right)\)
\((\mathrm{HL})=\) BASE +3 (lowest address containing \(1 B_{16}\) )
Carry flag \(=0\), indicating that array size is non-zero and the result is valid.
\(;\) ..... ; ..... ?
Title
Title Find minimum byte-length element ..... ; ..... ;

Name:

Name:  MINELM  MINELM ..... ; ..... ;
\(;\)
\(;\) ; ; ;








Furpose: Given the base address and size of an array,








Furpose: Given the base address and size of an array,








Furpose: Given the base address and size of an array,








Furpose: Given the base address and size of an array,








Furpose: Given the base address and size of an array,








Furpose: Given the base address and size of an array,








Furpose: Given the base address and size of an array,








Furpose: Given the base address and size of an array,








Furpose: Given the base address and size of an array,








Furpose: Given the base address and size of an array,








Furpose: Given the base address and size of an array,








Furpose: Given the base address and size of an array,            find the smallest element ;            find the smallest element ;            find the smallest element ;            find the smallest element ;            find the smallest element ;            find the smallest element ;            find the smallest element ;            find the smallest element ;            find the smallest element ;            find the smallest element ;            find the smallest element ;            find the smallest element ;







Entry: Register pair HL = Ease address of array





Entry: Register pair HL = Ease address of array





Entry: Register pair HL = Ease address of array





Entry: Register pair HL = Ease address of array





Entry: Register pair HL = Ease address of array





Entry: Register pair HL = Ease address of array





Entry: Register pair HL = Ease address of array





Entry: Register pair HL = Ease address of array





Entry: Register pair HL = Ease address of array





Entry: Register pair HL = Ease address of array





Entry: Register pair HL = Ease address of array





Entry: Register pair HL = Ease address of array .....  .....  .....  .....  .....  ..... ; .....  .....  .....  .....  .....  ..... ; .....  .....  .....  .....  .....  ..... ; .....  .....  .....  .....  .....  ..... ; .....  .....  .....  .....  .....  ..... ; .....  .....  .....  .....  .....  ..... ; .....  .....  .....  .....  .....  ..... ; .....  .....  .....  .....  .....  ..... ; .....  .....  .....  .....  .....  ..... ; .....  .....  .....  .....  .....  ..... ; .....  .....  .....  .....  .....  ..... ; .....  .....  .....  .....  .....  ..... ; .....  .....  .....  .....  .....  ..... ; .....  .....  .....  .....  .....  ..... ; .....  .....  .....  .....  .....  ..... ; .....  .....  .....  .....  .....  ..... ; .....  .....  .....  .....  .....  ..... ; .....  .....  .....  .....  .....  ..... ; .....  .....  .....  .....  .....  ..... ; .....  .....  .....  .....  .....  ..... ;



Register \(E=\) Size of array in bytes



Register \(E=\) Size of array in bytes



Register \(E=\) Size of array in bytes



Register \(E=\) Size of array in bytes



Register \(E=\) Size of array in bytes



Register \(E=\) Size of array in bytes



Register \(E=\) Size of array in bytes



Register \(E=\) Size of array in bytes



Register \(E=\) Size of array in bytes



Register \(E=\) Size of array in bytes



Register \(E=\) Size of array in bytes



Register \(E=\) Size of array in bytes .....  .....  .....  ..... ; .....  .....  .....  ..... ; .....  .....  .....  ..... ; .....  .....  .....  ..... ; .....  .....  .....  ..... ; .....  .....  .....  ..... ; .....  .....  .....  ..... ; .....  .....  .....  ..... ;


Exit: If size af array not zero then


Exit: If size af array not zero then


Exit: If size af array not zero then


Exit: If size af array not zero then


Exit: If size af array not zero then


Exit: If size af array not zero then


Exit: If size af array not zero then


Exit: If size af array not zero then


Exit: If size af array not zero then


Exit: If size af array not zero then


Exit: If size af array not zero then


Exit: If size af array not zero then .....  .....  .....  ..... ; .....  .....  .....  ..... ; .....  .....  .....  ..... ; .....  .....  .....  ..... ; .....  .....  .....  ..... ; .....  .....  .....  ..... ; .....  .....  .....  ..... ; .....  .....  .....  ..... ; .....  .....  .....  ..... ; .....  .....  .....  ..... ; .....  .....  .....  ..... ; .....  .....  .....  ..... ; .....  .....  ..... ; .....  .....  ..... ; .....  .....  ..... ; .....  .....  ..... ; .....  .....  ..... ; .....  .....  ..... ; .....  .....  ..... ; .....  .....  ..... ;


Carry flag = 0


Carry flag = 0


Carry flag = 0


Carry flag = 0


Carry flag = 0


Carry flag = 0


Carry flag = 0


Carry flag = 0


Carry flag = 0


Carry flag = 0


Carry flag = 0


Carry flag = 0 .....  .....  ..... ; .....  .....  ..... ; .....  .....  ..... ; .....  .....  ..... ; .....  .....  ..... ; .....  .....  ..... ; .....  .....  ..... ; .....  .....  ..... ; .....  .....  ..... ; .....  .....  ..... ; .....  .....  ..... ; .....  .....  ..... ;

Register \(A=\) Smallest element

Register \(A=\) Smallest element

Register \(A=\) Smallest element

Register \(A=\) Smallest element

Register \(A=\) Smallest element

Register \(A=\) Smallest element

Register \(A=\) Smallest element

Register \(A=\) Smallest element

Register \(A=\) Smallest element

Register \(A=\) Smallest element

Register \(A=\) Smallest element

Register \(A=\) Smallest element .....  ..... ; .....  ..... ; .....  ..... ; .....  ..... ; .....  ..... ; .....  ..... ; .....  ..... ; .....  ..... ; .....  ..... ; .....  ..... ; .....  ..... ; .....  ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ;
Register pair \(H L=\) Address of that element;
Register pair \(H L=\) Address of that element;
Register pair \(H L=\) Address of that element;
Register pair \(H L=\) Address of that element;
Register pair \(H L=\) Address of that element;
Register pair \(H L=\) Address of that element;
Register pair \(H L=\) Address of that element;
Register pair \(H L=\) Address of that element;
Register pair \(H L=\) Address of that element;
Register pair \(H L=\) Address of that element;
Register pair \(H L=\) Address of that element;
Register pair \(H L=\) Address of that element; if there are duplicate values of the smallest; if there are duplicate values of the smallest; if there are duplicate values of the smallest; if there are duplicate values of the smallest; if there are duplicate values of the smallest; if there are duplicate values of the smallest; if there are duplicate values of the smallest; if there are duplicate values of the smallest; if there are duplicate values of the smallest; if there are duplicate values of the smallest; if there are duplicate values of the smallest; if there are duplicate values of the smallest; element, HL will have the address ; element, HL will have the address ; element, HL will have the address ; element, HL will have the address ; element, HL will have the address ; element, HL will have the address ; element, HL will have the address ; element, HL will have the address ; element, HL will have the address ; element, HL will have the address ; element, HL will have the address ; element, HL will have the address ; nearest to the base address nearest to the base address nearest to the base address nearest to the base address nearest to the base address nearest to the base address nearest to the base address nearest to the base address nearest to the base address nearest to the base address nearest to the base address nearest to the base address
else
else
else
else
else
else
else
else
else
else
else
else
Carry flag = 1
Carry flag = 1
Carry flag = 1
Carry flag = 1
Carry flag = 1
Carry flag = 1
Carry flag = 1
Carry flag = 1
Carry flag = 1
Carry flag = 1
Carry flag = 1
Carry flag = 1
Registers used: AF,B,DE,HL
Registers used: AF,B,DE,HL
Registers used: AF,B,DE,HL
Registers used: AF,B,DE,HL
Registers used: AF,B,DE,HL
Registers used: AF,B,DE,HL
Registers used: AF,B,DE,HL
Registers used: AF,B,DE,HL
Registers used: AF,B,DE,HL
Registers used: AF,B,DE,HL
Registers used: AF,B,DE,HL
Registers used: AF,B,DE,HL
Time:
Time:
Time:
Time:
Time:
Time:
Time:
Time:
Time:
Time:
Time:
Time: Approximately 36 to 65 cycles per element Approximately 36 to 65 cycles per element Approximately 36 to 65 cycles per element Approximately 36 to 65 cycles per element Approximately 36 to 65 cycles per element Approximately 36 to 65 cycles per element Approximately 36 to 65 cycles per element Approximately 36 to 65 cycles per element Approximately 36 to 65 cycles per element Approximately 36 to 65 cycles per element Approximately 36 to 65 cycles per element Approximately 36 to 65 cycles per element plus 35 cycles overhead plus 35 cycles overhead plus 35 cycles overhead plus 35 cycles overhead plus 35 cycles overhead plus 35 cycles overhead plus 35 cycles overhead plus 35 cycles overhead plus 35 cycles overhead plus 35 cycles overhead plus 35 cycles overhead plus 35 cycles overhead
Program 21 bytes
Program 21 bytes
Program 21 bytes
Program 21 bytes
Program 21 bytes
Program 21 bytes
Program 21 bytes
Program 21 bytes
Program 21 bytes
Program 21 bytes
Program 21 bytes
Program 21 bytes
;
;
;
;
;
;
;
;
;
;
;
; ..... t; ..... t; ..... t; ..... t; ..... t; ..... t; ..... t; ..... t; ..... t; ..... t; ..... t; ..... t; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ;
Size:
Size:
Size:
Size:
Size:
Size:
Size:
Size:
Size:
Size:
Size:
Size: Size: Size: Size: Size: Size: Size: Size: Size: Size: Size: Size: Size: ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ; ..... ;Progran 21 bytes

\section*{MINELM:}
; EXIT WITH CARRY SET IF NO ELEMENTS IN ARRAY
LD A,B ;TEST ARRAY SIZE
OR A
SCF
RET ; SET CARRY TO INDICATE AN ERROR EXIT ;RETURN IF NO ELEMENTS
; REPLACE PREVIOUS GUESS AT SMALLEST ELEMENT WITH
; CURRENT ELEMENT. FIRST TIME THROUGH, TAKE FIRET ; ELEMENT AS gUESS at smallest
\begin{tabular}{lll} 
LD & \(A,(H L)\) & SMALLEST \(=\) CURRENT ELEMENT \\
LD & \(E, L\) & SMAV ADDRESS OF SMALLEST \\
LD & \(\mathrm{D}, \mathrm{H}\) &
\end{tabular}
; COMPARE CURRENT ELEMENT TO SMALLEST
; KEEP LOOKING UNLESS CURRENT ELEMENT IS SMALLER
MINLP1:
DEC B
IR Z,EXIT


\section*{Binary Search (BINSCH)}

Searches an array of unsigned byte-length elements for a particular value. The elements are assumed to be arranged in increasing order. Clears Carry if it finds the value and sets Carry to 1 if it does not. Returns the address of the value if found. The size of the array is specified and is a maximum of 255 bytes.

Procedure: The program performs a binary search, repeatedly comparing the value with the middle remaining element. After each comparison, the program discards the part of the array that cannot contain the value (because of the ordering). The program retains upper and lower bounds for the remaining part. If the value is larger than the middle element, the program discards the middle and everything below it. The new lower bound is the address of the middle element plus 1 . If the value is smaller than the middle element, the program discards the middle and everything above it. The new upper bound is the address of the middle element minus 1 . The program exits if it finds a match or if there is nothing left to search.
For example, assume that the array is
\[
\begin{aligned}
& 01_{16}, 02_{16}, 05_{16}, 07_{16}, 09_{16}, 09_{16}, 0 \mathrm{D}_{16}, 10_{16}, \\
& 2 \mathrm{E}_{16}, 37_{16}, 5 \mathrm{D}_{16}, 7 \mathrm{E}_{16}, \mathrm{Al}_{16}, \mathrm{~B} 4_{16}, \mathrm{D} 7_{16}, \mathrm{E}_{16}
\end{aligned}
\]
and the value to be found is \(0 \mathrm{D}_{16}\). The procedure works as follows.
In the first iteration, the lower bound is the base address and the upper bound is the address of the last element. So the result is

LOWER BOUND = BASE
UPPER BOUND \(=\) BASE + SIZE \(-1=\) BASE \(+0 \mathrm{~F}_{16}\)
GUESS \(=(\) UPPER BOUND + LOWER BOUND) \(/ 2\)
\((\) the result is truncated \()=\mathrm{BASE}+7\)
\((\) GUESS \()=\operatorname{ARRAY}(7)=10_{16}=16_{10}\)
Since the value \(\left(0 D_{16}\right)\) is less than \(\operatorname{ARRAY}(7)\), the elements beyond \(\# 6\) can be discarded. So the result is

Registers Used: AF, BC, DE, HL
Execution Time: Approximately 114 cycles per iteration plus 53 cycles overhead. A binary search requires on the order of \(\log _{2} \mathrm{~N}\) iterations, where N is the number of elements in the array.
Program Size: 37 bytes
Data Memory Required: None
Special Case: A size of 0 causes an immediate exit with the Carry flag set to 1 . That is, the array contains no elements and the value surely cannot be found.
```

LOWER BOUND = BASE
UPPER BOUND $=$ GUESS $-1=$ BASE +6
GUESS $=($ UPPER BOUND + LOWER BOUND) $/ 2$
$=\mathrm{BASE}+3$
$(\operatorname{GUESS})=\operatorname{ARRAY}(3)=07$

```

Since the value \(\left(0 \mathrm{D}_{16}\right)\) is greater than \(\operatorname{ARRAY}(3)\), the elements below \#4 can be discarded. So the result is
\[
\begin{aligned}
& \text { LOWER BOUND }=\text { GUESS }+1=\text { BASE }+4 \\
& \text { UPPER BOUND }=\text { BASE }+6 \\
& \text { GUESS }=(\text { UPPER BOUND }+ \text { LOWER BOUND }) / 2 \\
& \quad=\text { BASE }+5 \\
& (\text { GUESS })=\operatorname{ARRAY}(5)=09
\end{aligned}
\]

Since the value \(\left(0 D_{16}\right)\) is greater than \(\operatorname{ARRAY}(5)\), the elements below \#6 can be discarded. So the result is
\[
\begin{aligned}
& \text { LOWER BOUND }=\text { GUESS }+1=\text { BASE }+6 \\
& \text { UPPER BOUND }=\text { BASE }+6 \\
& \text { GUESS }=(\text { UPPER BOUND }+ \text { LOWER BOUND }) / 2 \\
& \quad=06 \\
& (\text { GUESS })=\operatorname{ARRAY}(6)=0 \mathrm{D}_{16}
\end{aligned}
\]

Since the value \(\left(0 \mathrm{D}_{16}\right)\) is equal to \(\operatorname{ARRAY}(6)\), the element has been found. If, on the other hand, the value were \(0 \mathrm{E}_{16}\), the new lower bound would be BASE +7 and there would be nothing left to search.

\section*{Entry Conditions}

Value to find in A
Size of the array in bytes in C
Base address of array (address of smallest unsigned element) in HL

\section*{Exit Conditions}

Carry \(=0\) if the value is found; 1 if it is not found.
If the value is found, \((H L)=\) its address.

\section*{Examples}
\begin{tabular}{|c|c|c|c|}
\hline \begin{tabular}{l}
Length of \\
Elements of \\
\(10_{16}, 2 \mathrm{E}_{16}\),
\end{tabular} & \[
\begin{aligned}
& y=10_{16} \\
& \text { ray are } 01_{16}, 02_{16}, 05_{16}, 07_{16}, 09_{16}, 09_{16}, 0 \mathrm{D}_{16}, \\
& , 5 \mathrm{D}_{16}, 7 \mathrm{E}_{16}, \mathrm{A1}_{16}, \mathrm{B4} 4_{16}, \mathrm{D} 7_{16}, \mathrm{E}_{16}
\end{aligned}
\] & \begin{tabular}{l}
Data: \\
Result:
\end{tabular} & \begin{tabular}{l}
Value to find \(=9 B_{16}\) \\
Carry \(=1\), indicating value not found
\end{tabular} \\
\hline 1. Data: & Value to find \(=0 \mathrm{D}_{16}\) & & \\
\hline Result: & \begin{tabular}{l}
Carry \(=0\), indicating value found \\
\((\mathrm{HL})=\) BASE +6 (address containing \(0 \mathrm{D}_{1}\)
\end{tabular} & & \\
\hline
\end{tabular}

```

; Time: Approximately 114 cycles for each iteration of;
;

| Time: | Approximately 114 cycles for each iteration of <br>  <br> the search loop plus 53 cycles overhead |
| :--- | :--- |
|  | Abinary search takes on the order of 1 og |
|  | base 2 of $N$ searches, where $N$ is the number of ; |
|  | elements in the array. |
| Size: | Program 37 bytes |

BINSCH:

| ;EXIT | WITH CARRY SET IF NO ELEMENTS IN ARRAY |  |
| :--- | :---: | :--- | :--- |
| INC. | $C$ | ;TEST ARRAY SIZE |
| DEC | $C$ |  |
| SCF |  | ;SET CARRY IN CASE SIZE IS O |
| RET | $Z$ | ;RETURN INDICATING VALUE NOT FOUND |
|  |  | IF SIZE IS O |

; INITIALIZE LOWER BOUND, UPPER BOUND OF SEARCH AREA
;LOWER BOUND (DE) = BASE ADDRESS
; UPPER BOUND (HL) = ADDRESS OF LAST ELEMENT
; = BASE ADDRESS + SIZE - 1
LD E,L ;LOWER BQUND = BASE ADDRESS
LD D,H
LD B,O
; EXTEND SIZE TO 16 BITS
ADD $\quad H L, B C \quad$;UPPER BOUND $=$ BASE + SIZE - 1
DEC HL
; SAVE VALUE bEING SOUGHT
LD C.A ; SAVE VALUE
; ITERATION OF BINARY SEARCH
; 1) COMPARE VALUE TO MIDDLE ELEMENT
;2) IF THEY ARE NOT EQUAL, IISCARD HALF THAT
; CANNOT POSSIBLY CONTAIN VALUE (BECAUSE OF ORDERING)
;3) CONTINUE IF THERE IS ANYTHING LEFT TO SEARCH
LOOP:
; HL = UPPER BOUND
; DE = LOWER BOUND
; $C=$ VALUE TO FIND
;FIND MIDDLE ELEMENT
; MIDDLE = (UPPER BOUND + LOWER BOUND) / 2
PUSH HL ; SAVE UPPER BOUND ON STACK
ADD HL,DE ;ADD UPPER BOUND AND LOWER BOUND
RR H $H$, DIVIDE 17-BIT SUM BY 2
RR L
LD $A$ (HL) ;GET MIDDLE ELEMENT
; COMPARE MIDDLE ELEMENT AND VALLIE
$C P$ C $C$ COMPARE MIDDLE ELEMENT AND VALUE
IR NC.TOOLRG ; JUMP IF VALUE SAME OR LARGER
; MIDDLE ELEMENT LESS THAN VALUE

```
```

    ; SO C.HANGE LOWER BOUND TO MIDDLE + 1
    ; SINCE EVERYTHING BELOW MIDDLE IS EVEN SMALLER
    EX DE,HL ;LOWER BOUND = MIDDLE + 1
    INC DE
    POP HL ;RESTORE UPPER BOUND
    JR CONT
    ;MIDDLE ELEMENT GREATER THAN OR EQUAL TO VALUE
    ; SO CHANGE UPPER BOUND TO MIDDLE - 1
    ; SINCE EVERYTHING ABOVE MIDDLE IS EVEN LARGER
    ;EXIT WITH CARRY CLEAR IF VALUE FOUND
    TOOLRG:
INC SP ;DISCARD OLD UPPER BOUND FROM STACK
INC SP
RET z ;IF MIDDLE ELEMENT SAME AS value
; RETURN WITH CARRY CLEAR
; AND HL = ADDRESS CONTAINING VALUE
DEC HL ;UPPER BOUND = MIDDLE - 1
; CONTINUE IF THERE IS ANYTHING LEFT TO BE SEARCHED
; NOTHING LEFT WHEN LOWER BOUND ABOVE UPPER BOUND
CONT:

| LD | $A, L$ | FFORM UPPER BOUND - LQWER BOUND |
| :--- | :--- | :--- |
| $C P$ | $E$ | ; MUST SAVE BOTH, SO USE B-BIT SUBTRACT |

LD A,H
SBC A,D
JR NC,LOOP ;CONTINLIE IF ANYTHING LEFT TO SEARCH
; NOTHING LEFT TO SEARCH SO COLILD NOT FIND VALUE ; RETURN WITH CARRY SET (MUST BE OR IR NC WOULD HAVE BRANCHED) RET

```
SC9E:
```



## 9E BINARY SEARCH (BINSCH) <br> 335

|  | JR | SC9E | ; LOOP FOR | MORE T | TESTS |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | ; DATA |  |  |  |  |
| SIZE | EQU | $\mathrm{O1OH}$ | :SIZE OF | ARRAY I | IN BYTES |
| BFSZ: | DR | SIZE | :SIZE OF | ARRAY IN | IN BYTES |
| BF: | DB | 1 | ; BUFFER |  |  |
|  | DB | 2 |  |  |  |
|  | DB | 4 |  |  |  |
|  | DB | 5 |  |  |  |
|  | DB | 7 |  |  |  |
|  | DB | 9 |  |  |  |
|  | DB | 10 |  |  |  |
|  | DB | 11 |  |  |  |
|  | DB | 23 |  |  |  |
|  | DB | 50 |  |  |  |
|  | DB | 81 |  |  |  |
|  | DB | 123 |  |  |  |
|  | DB | 191 |  |  |  |
|  | DB | 199 |  |  |  |
|  | DB | 250 |  |  |  |
|  | DB | 255 |  |  |  |
|  | END |  |  |  |  |

## Quicksort (QSORT)

Arranges an array of unsigned word-length elements into ascending order using a quicksort algorithm. Each iteration selects an element and divides the array into two parts, one consisting of elements larger than the selected element and the other consisting of elements smaller than the selected element. Elements equal to the selected element may end up in either part. The parts are then sorted recursively in the same way. The algorithm continues until all parts contain either no elements or only one element. An alternative is to stop recursion when a part contains few enough elements (say, less than 20) to make a bubble sort practical.
The parameters are the array's base address, the address of its last element, and the lowest available stack address. The array can thus occupy all available memory, as long as there is room for the stack. Since the procedures that obtain the selected element, compare elements, move forward and backward in the array, and swap elements are all subroutines, they could be changed readily to handle other types of elements.
Ideally, quicksort should divide the array in half during each iteration. How closely the procedure approaches this ideal depends on how well the selected element is chosen. Since this element serves as a midpoint or pivot, the best choice would be the central value (or median). Of course, the true median is unknown. A simple but reasonable approximation is to select the median of the first, middle, and last elements.

Procedure: The program first deals with the entire array. It selects the median of the current first, last, and middle elements to use in dividing the array. It moves that element to the first position and divides the array into two parts or partitions. It then operates recursively on the

## Registers Used: AF, BC, DE, HL <br> Execution Time: Approximately $\mathrm{N} * \log _{2} \mathrm{~N}$ loops through PARTLP plus $2 * \mathrm{~N}+1$ overhead calls to SORT. Each iteration of PARTLP takes approximately 200 cycles and each overhead call to SORT takes approximately 300 cycles. Thus, the total execution time is on the order of $200 * N * \log _{2} N+300$ * $(2$ * $N+1)$.

Program Size: 206 bytes
Data Memory Required: 8 bytes anywhere in RAM for pointers to the first and last elements of a partition ( 2 bytes starting at addresses FIRST and LAST, respectively), a pointer to the bottom of the stack ( 2 bytes starting at address STKBTM), and the original value of the stack pointer ( 2 bytes starting at address OLDSP).
Special Case: If the stack overflows (i.e., comes too close to its boundary), the program exits with the Carry flag set to 1 .
parts, dividing them further into parts and stopping when a part contains no elements or only one element. Since each recursion places six bytes on the stack, the program must guard against stack overflow by checking whether the stack has grown to within a small buffer of its lowest available address.

Note that the selected element always ends up in the correct position after an iteration. Therefore, it need not be included in either partition.

The rules for choosing the middle element are as follows, assuming that the first element is \#1:

1. If the array has an odd number of elements, take the one in the center. For example, if the array has 11 elements, take \#6.
2. If the array has an even number of elements and its base address is even, take the element on the lower (base address) side of the center. For example, if the array starts in $0300_{16}$ and has 12 elements, take \#6.
3. If the array has an even number of elements and its base address is odd, take the element on the upper side of the center. For example, if the array starts in $0301_{16}$ and has 12 elements, take \#7.

## Entry Conditions

Base address of array in HL
Address of last word of array in DE
Lowest available stack address in BC

## Exit Conditions

Array sorted into ascending order, considering the elements as unsigned words. Thus, the smallest unsigned word ends up stored starting at the base address. Carry $=0$ if the stack did not overflow and the result is proper. Carry $=1$ if the stack overflowed and the final array is not sorted.

## Example

1. Data: Length (size) of array $=0 \mathrm{C}_{16}$

Elements $=2 \mathrm{~B}_{16}, 57_{16}, 1 \mathrm{D}_{16}, 26_{16}$, $22_{16}, 2 \mathrm{E}_{16}, 0 \mathrm{C}_{16}, 44_{16}$, $17_{16}, 4 \mathrm{~B}_{16}, 37_{16}, 27_{16}$

Result: The result of the first iteration is:
Selected element $=$ median of the first (\#1 = 2 $\mathrm{B}_{16}$ ), middle ( $\# 6=2 \mathrm{E}_{16}$ ), and last (\#12 = $27_{16}$ ) elements. The selected element is therefore \#1 ( $2 \mathrm{~B}_{16}$ ), and no swapping is necessary since it is already in the first position.

At the end of the iteration, the array is

$$
\begin{aligned}
& 27_{16}, 17_{16}, 1 \mathrm{D}_{16}, 26_{16} \\
& 22_{16}, 0 \mathrm{C}_{16}, 2 \mathrm{~B}_{16}, 44_{16} \\
& 2 \mathrm{E}_{16}, 4 \mathrm{~B}_{16}, 37_{16}, 57_{16}
\end{aligned}
$$

The first partition, consisting of elements less than $2 \mathrm{~B}_{16}$, is $27_{16}, 17_{16}, 1 \mathrm{D}_{16}, 26_{16}, 22_{16}$, and $0 \mathrm{C}_{16}$.

The second partition, consisting of elements greater than $2 \mathrm{~B}_{16}$, is $44_{16}, 2 \mathrm{E}_{16}, 4 \mathrm{~B}_{16}$, $37_{16}$, and $57_{16}$.

Note that the selected element $\left(2 \mathrm{~B}_{16}\right)$ is
now in the correct position and need not be included in either partition.

The first partition may now be sorted recursively in the same way:

Selected element $=$ median of the first ( $\# 1=27_{16}$ ), middle ( $\# 3=1 \mathrm{D}_{16}$ ), and last (\#7 = 0 $\mathrm{C}_{16}$ ) elements. Here, \#4 is the median and must be exchanged initially with \#1.

The final order of the elements in the first partition is

$$
0 \mathrm{C}_{16}, 17_{16}, 1 \mathrm{D}_{16}, 26_{16}, 22_{16}, 27_{16}
$$

The first partition of the first partition (consisting of elements less than $1 \mathrm{D}_{16}$ ) is $0 \mathrm{C}_{16}, 17_{16}$. This will be referred to as the $(1,1)$ partition.

The second partition of the first partition (consisting of elements greater than $1 \mathrm{D}_{16}$ ) is $26_{16}, 22_{16}$, and $27_{16}$.

As in the first iteration, the selected element ( $1 \mathrm{D}_{16}$ ) is in the correct position and need not be considered further.

The $(1,1)$ partition may now be sorted recursively as follows:

Selected element $=$ median of the first ( $\# 1=0 \mathrm{C}_{16}$ ), middle ( $\# 1=0 \mathrm{C}_{16}$ ), and last ( $\# 2=17_{16}$ ) elements. Thus the selected element is the first element $\left(\# 1=0 \mathrm{C}_{16}\right)$ and no initial swap is necessary.

The final order is obviously the same as the initial order, and the two resulting partitions contain 0 and 1 elements, respectively. Thus the next iteration concludes the recursion, and the other partitions are sorted by the
same method. Obviously, quicksort's overhead is large when the number of elements is small. This is why one might use a bubble sort once quicksort has created small enough partitions.

Note that the example array does not contain any identical elements. During an iteration, elements that are the same as the selected element are never moved. Thus they may end up in either partition. Strictly speaking, then, the two partitions consist of elements "less than or possibly equal to the selected element" and elements "greater than or possibly equal to the selected element."

## REFERENCES

Augenstein, M.J., and Tenenbaum, A.M. Data Structures and PL/I Programming. Englewood Cliffs, N.J.: Prentice-Hall, 1979, pp. 460-71. There is also a Pascal version of this book entitled Data Structures Using Pascal (Englewood Cliffs, N.J.: PrenticeHall, 1982).

Bowles, K.L. Microcomputer Problem Solving Using Pascal. New York: Springer-Verlag, 1977, Chapter 15.

Knuth, D.E. The Art of Computer Programming, Volume 3: Searching and Sorting. Reading, Mass.: Addison-Wesley, 1973, pp. 114-23.
; ..... ;
; ..... ;
7 ..... ;
 ..... ;
Title Quicksort ..... ;
Name: QSORT ..... -
; ..... ;


Register pair $D E=\begin{aligned} & \text { Address of last word in the ; } \\ & \text { array }\end{aligned}$
Register pair $B C=$ Lowest available stack ; address ;

Exit: If the stack did not overflow then ; array is sorted into ascending order. ;
Carry flag $=0$;
Else
Carry flag $=1$;
Registers used: $A F, B C, D E, H L$
Time: The timing is highly data-dependent but the ;
quicksort algorithm takes approximately ;
$N * 109$ (N) loops through PARTLP. There will be ;
$2 * N+1$ calls to Sort. The number of recursions;
will probably be a fraction of $N$ but if all;
data is the same, the recursion could be up to ;
N. Therefore the amount of stack space should ;
be maximized. NOTE: Each recursion level takes;
6 bytes of stack space.

In the above discussion $N$ is the number of array elements.

For example, sorting a 16,384 -word array took ; about 27 seconds and 1200 bytes of stack space; on a 6 MHz 280 .

Program 206 bytes Data 8 bytes
; WATCH FOR STACK OVERFLOW
; CALCLILATE A THRESHOLD TO WARN OF OVERFLOW
; ( 10 BYTES FROM THE END OF THE STACK)
; SAVE THIS THRESHOLD FOR LATER COMPARISONS
; ALSO SAVE THE POSITION OF THIS ROUTINE'S RETURN ADDRESS
; IN THE EVENT WE MUST ABORT BECAUSE OF STACK OVERFLOW
PUSH HL ;SAVE BASE ADDRESS OF ARRAY
LD HL, 10 ;ADD SMALL BUFFER ( 10 BYTES) TO
ADD $\mathrm{HL}, \mathrm{BC}$; LOWEST STACK ADDRESS
LD (STKBTM),HL :SAVE SUM AS BOTTOM OF STACK ; FOR FIGURING WHEN TO ABORT
LD HL,2 ;SAVE POINTER TO RETURN ADDRESS
ADD HL,SP ; IN CASE OF ABORT
LD (OLDSP), HL
POP HL ;RESTORE BASE ADDRESS
; WORK RECURSIVELY THROUGH THE QUICKSORT ALGORITHM AS
; FOLLOWS:

```
1. CHECK IF THE PARTITION CONTAINS O OR 1 ELEMENT. MOVE UP A RECURSION LEVEL IF IT DOES.
2. USE MEDIAN TO OBTAIN A REASONABLE CENTRAL VALUE FOR DIVIDING THE CURRENT PARTITION INTO TWO PARTS.
3. MOVE THROUGH ARRAY SWAPPING ELEMENTS THAT ARE OUT OF ORDER UNTIL ALL ELEMENTS BELOW THE CENTRAL VALUE ARE AHEAD OF ALL ELEMENTS ABOVE THE CENTRAL VALUE. SUBROUTINE COMPARE COMPARES ELEMENTS, SWAP EXCHANGES ELEMENTS, PREV MOVES UPPER BOUNDARY DOWN ONE ELEMENT, AND NEXT MOVES LOWER BOUNDARY UP ONE ELEMENT.
4. CHECK IF THE STACK IS ABOUT TO OVERFLOW. IF, IT IS, ABORT AND EXIT.
5. ESTABLISH THE BOUNDARIES FOR THE FIRST PARTITION (CONSISTING OF ELEMENTS LESS THAN THE CENTRAL VALUE) AND SORT IT RECURSIVELY.
6. ESTABLISH THE BOUNDARIES FOR THE SECOND PARTITION (CONSISTING OF ELEMENTS GREATER THAN THE CENTRAL VALUE) AND SORT IT RECURSIVELY.
SORT:
; SAVE BASE ADDRESS AND FINAL ADDRESS IN LOCAL STORAGE
LD (FIRST), HL ;SAVE FIRST IN LOCAL AREA
EX DE,HL
LD (LAST),HL ;SAVE LAST IN LOCAL AREA
;CHECK IF PARTITION CONTAINS O OR 1 ELEMENTS
IT DOES IF FIRST IS EITHER LARGER THAN (O)
OR EQUAL TO (1) LAST.
PARTION:
; STOP WHEN FIRST \(>=\) LAST
; DE = ADDRESS OF FIRST
;HL = ADDRESS OF LAST
\begin{tabular}{lll} 
LD & A,E & ;CALCULATE FIRST - LAST \\
SUB & L, & MUST KEEP BOTH, SO USE 8-BIT SUBTRACT \\
LD & \(A, D\) & \\
SBC & A,H & \\
RET & NC & ;IF DIFFERENCE POSITIVE, RETURN
\end{tabular}
```



```
; REORDER ARRAY BY COMPARING OTHER ELEMENTS WITH
; CENTRAL ELEMENT. START BY COMPARING THAT ELEMENT WITH
; LAST ELEMENT. EACH TIME WE FIND AN ELEMENT THAT
; BELONGS IN THE FIRST PART (THAT IS, IT IS LESS THAN
; THE CENTRAL ELEMENT), SWAP IT INTO THE FIRST PART IF IT
```

```
; IS NOT ALREADY THERE AND MOVE THE BOUNDARY OF THE
; FIRST PART DOWN ONE ELEMENT. SIMILARLY, EACH TIME WE
; FIND AN ELEMENT THAT BELONGS IN THE SECOND PART (THAT
; IS, IT IS GREATER THAN THE CENTRAL ELEMENT), SWAP IT INTO
; THE SECOND PART IF IT IS NOT ALREADY THERE AND MOVE
; THE BOUNDARY OF THE SECOND PART UP ONE ELEMENT.
;ULTIMATELY, THE BOUNDARIES COME TOGETHER
; AND THE DIVISION OF THE ARRAY IS THEN COMPLETE
; NOTE THAT ELEMENTS EQUAL TO THE CENTRAL ELEMENT ARE NEVER
; SWAPPED AND sO MAY END UP IN EITHER PART
PARTLP:
;LOOP SORTING UNEXAMINED PART OF THE PARTITION
; UNTIL THERE IS NOTHING LEFT IN IT
LD A,E ;LOWER BOUNDARY - UPPER BOUNDARY
SUR L ; MUST KEEP BOTH, SO USE 8-BIT SUBTRACT
LD A,D
SBC A,H
JR NC,DONE ;EXIT WHEN EVERYTHING EXAMINED
; COMPARE NEXT 2 ELEMENTS. IF OUT OF ORDER, SWAP THEM
; AND CHANGE DIRECTION OF SEARCH
; IF FIRST > LAST THEN SWAP
CALL COMPARE ; COMPARE ELEMENTS
JR C,OK ; JUMP IF ALREADY IN ORDER
JR Z,OK ; OF IF ELEMENTS EQUAL
; ELEMENTS OUT OF ORDER. SWAP THEM
CALL SWAP ;SWAP ELEMENTS
INC. C ;CHANGE DIRECTION
; REDUCE SIZE OF UNEXAMINED AREA
; IF NEW ELEMENT LESS THAN CENTRAL ELEMENT, MOVE
; TOP BOUNDARY DOWN
; IF NEW ELEMENT GREATER THAN CENTRAL ELEMENT, MOVE
; BOTTOM BOUNDARY UP
; IF ELEMENTS EQUAL, CONTINUE IN LATEST DIRECTION
OK:
BIT \(\quad O, C \quad\);BIT O OF C TELLS WHICH WAY TO GO
JR \(\quad Z\), UP
EX DE,HL
CALL NEXT ;ELSE MOVE TOP BOUNDARY DOWN BY
EX DE,HL
JR PARTLP
UP:
CALL PREV ;MOVE BOTTOM BOUNDARY UP BY
; ONE ELEMENT
JR PARTLP
```

; BIT O OF C TELLS WHICH WAY TO GO ; JUMP IF MOVING UP
; ELSE MOVE TOP BOUNDARY DOWN BY ; ONE ELEMENT
; MOVE BOTTOM BOUNDARY UP BY ; ONE ELEMENT

```
; THIS PARTITION HAS NOW BEEN SUBDIVIDED INTO TWO
; PARTITIONS. ONE STARTS AT THE TOP AND ENDS JUST
; ABOVE THE CENTRAL ELEMENT. THE OTHER STARTS
; JUST BELOW THE CENTRAL ELEMENT AND CONTINUES
; TO THE BOTTOM. THE CENTRAL ELEMENT IS NOW IN
; ITS PROPER SORTED POSITION AND NEED NOT bE
; INCLUDED IN EITHER PARTITION
```

DONE:

;ESTABLISH BOUNDARIES FOR FIRST (LOWER) PARTITION ; LOWER BOUNDARY IS SAME AS BEFORE ; UPPER BOUNDARY IS ELEMENT JUST BELOW CENTRAL ELEMENT ; THEN RECURSIVELY QUICKSORT FIRST PARTITION
PUSH DE ;SAVE ADDRESS OF CENTRAL ELEMENT

LD HL, (LAST)
PUSH HL ; SAVE ADDRESS OF LAST
EX DE,HL
CALL PREV ;CALCULATE LAST FOR FIRST PART
EX DE,HL
LD HL, (FIRST) ;FIRST IS SAME AS BEFORE CALL SORT ;QUICKSORT FIRST PART
;ESTABLISH ROUNDARIES FOR SECOND (UPPER) PARTITION
; LIPPER BOUNDARY IS SAME AS BEFORE
; LOWER BOUNDARY IS ELEMENT JUST ABOVE CENTRAL ELEMENT
; THEN RECURSIVELY QUICKSORT SECOND PARTITION
POP DE ;LAST IS SAME AS bEFORE
POP HL ; CALCULATE FIRST FOR SECOND PART
CALL NEXT
CALL SORT ;QUICKSORT SECOND PART
OR A ;CARRY = O FOR NO ERRORS
RET
; ERROR EXIT - SET CARRY
ABORT: LD SP, (OLDSP) ;TOP OF STACK IS ORIGINAL ; RETURN ADDRESS
$\begin{array}{ll}\text { SCF } & \text {; INDICATE ERROR IN SORT } \\ \text { RET } & \text {;RETURN TO ORIGINAL CALLER }\end{array}$

; RQUTINE: MEDIAN
;PURPOSE: DETERMINE WHICH VALUE IN A PARTITION
; SHOULD BE USED AS THE CENTRAL ELEMENT OR PIVOT
; ENTRY: DE = ADDRESS OF FIRST VALUE
; $\quad$ HL $=$ adDRESS OF LAST VALUE
;EXIT: DE IS ADDRESS OF CENTRAL ELEMENT
; REGISTERS USED: AF,BC,DE

MEDIAN:



```
; DETERMINE WHICH OF FIRST, MIDDLE, LAST IS
; MEDIAN (CENTRAL VALLIE)
; COMPARE FIRST AND MIDDLE
MED1:
\begin{tabular}{|c|c|c|}
\hline PUSH & HL & ; SAVE LAST \\
\hline LD & L, C. & \\
\hline LD & H, B & \\
\hline CALL & COMPARE & ; COMPARE FIRST AND MIDDLE \\
\hline POP & HL & ;RESTORE LAST \\
\hline IR & NC. MIDD1 & ; JUMP IF FIRST >= MIDDLE \\
\hline \multicolumn{3}{|l|}{; WE KNOW (MIDDLE > FIRST)} \\
\hline ; SO & COMPARE MIDDLE AND & LAST \\
\hline PUSH & DE & ; SAVE FIRST \\
\hline LD & E, C & \\
\hline LD & D, B & \\
\hline CALL & COMPARE & ; COMPARE MIDILE AND LAST \\
\hline PQP & DE & ; RESTORE LAST \\
\hline JR & C., SWAPMF & ; JUMP IF LAST >= MIDDLE \\
\hline IR & Z,SWAPMF & ; MIDDLE IS MEDIAN \\
\hline
\end{tabular}
; WE KNOW (MIDDLE > FIRST) AND (MIDDLE > LAST)
; SO COMPARE FIRST AND LAST
CALL COMPARE ;COMPARE FIRST AND LAST
RET NC ;RETURN IF LAST >= FIRST ; FIRST IS MEDIAN
; ELSE LAST IS MEDIAN
; WE KNOW (FIRST >= MIDDLE)
; SO COMPARE FIRST AND LAST
MIDD1:
\begin{tabular}{lll} 
CALL & COMPARE & ;COMPARE LAST AND FIRST \\
RET & \(C\) & ;RETURN IF LAST \(>=\) FIRST \\
RET & \(Z\) & ; FIRST IS MEDIAN
\end{tabular}
; WE KNOW (FIRST >= MIDDLE) AND (FIRST > LAST) ; SO COMPARE MIDDLE AND LAST
PUSH DE ;SAVE FIRST
LD E,C ;DE = MIDDLE
LD D,B
CALL COMPARE ;COMPARE MIDDLE AND LAST
PQP DE ;RESTORE FIRST
JR C.SWAPLF ; JUMP IF LAST > MIDDLE
; LAST IS MEDIAN
```

;MIDDLE IS MEDIAN, SWAP IT WITH FIRST
PUSH HL ;SAVE LAST
LD $\mathrm{L}, \mathrm{C} \quad ; \mathrm{HL}=$ ADDRESS OF MIDDLE
LD $\quad \mathrm{H}, \mathrm{B}$
CALL SWAP ;SWAP MIDDLE, FIRST
POP HL ;RESTORE LAST
RET
; LAST IS MEDIAN, SWAP IT WITH FIRST
SWAPLF:
C.ALL SWAP ;SWAP FIRST AND LAST

RET

; ROUTINE: NEXT
; PURPOSE: MAKE HL POINT TO NEXT ELEMENT
;ENTRY: HL = ADDRESS OF CURRENT ELEMENT
;EXIT: HL = ADDRESS OF NEXT ELEMENT
;REGISTERS USED: HL
; $* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * ~+~$
NEXT:

| INC | HL | ; INCREMENT TO NEXT ELEMENT |
| :--- | :--- | :--- |
| INC | HL |  |


; ROUTINE: PREV
;PURPOSE: MAKE HL POINT TO PREVIOUS ELEMENT
;ENTRY: HL = ADDRESS OF CURRENT ELEMENT
:EXIT: HL $=$ ADDRESS OF PREVIOUS ELEMENT
;REGISTERS USED: HL

PREV:


```
COMPARE:
    INC. HL ;POINT TO HIGH BYTES
    INC DE
    LD A,(DE)
    CP (HL) ;COMPARE HIGH BYTES
    DEC DE ;POINT TO LOW BYTES
    DEC HL
    RET NZ ;RETURN IF HIGH BYTES NOT EQUIAL
    LD A,(DE) ;OTHERWISE, COMPARE LOW BYTES
    CP (HL)
    RET
```



```
    ;ROUTINE: SWAP
    ;PURPOSE: SWAP ELEMENTS POINTED TO BY DE,HL
    ;ENTRY: DE = ADDRESS OF ELEMENT 1
    ; HL = ADDRESS OF ELEMENT 2
    ;EXIT: ELEMENTS SWAPPED
    ;REGISTERS LISED: AF,B
```



```
SWAF:
        ; SWAP LOW BYTES
            LD B,(HL) ;GET ELEMENT 2
            LD A,(DE) ;GET ELEMENT 1
            LD (HL),A ;STORE NEW ELEMENT }
            LD A,B
            LD (DE),A ;STORE NEW ELEMENT 1
            INC HL
            INC DE
            ; SWAP HIGH BYTES
            LD B,(HL) ;GET ELEMENT 2
            LD A,(DE) ;GET ELEMENT 1
            LD (HL),A
                ;STORE NEW ELEMENT
            LD A,B
            LD (DE),A ;STORE NEW ELEMENT
            DEC HL
            DEC DE
            RET
            ; DATA SECTION
\begin{tabular}{llll} 
FIRST: & DS & 2 & ;POINTER TO FIRST ELEMENT OF PART \\
LAST: & DS & 2 & ;POINTER TO LAST ELEMENT OF PART \\
STKBTM: & DS & 2 & ;THRESHOLD FOR STACK OVERFLOW \\
OLDSP: & DS & 2 & POOINTER TO ORIGINAL RETURN ADDRESS
\end{tabular}
```

SC.9F:; SORT AN ARRAY BETWEEN BEGBLIF (FIRST ELEMENT); AND ENDBUF (LAST ELEMENT); START STACK AT 5000 HEX AND ALLOW IT TO EXPAND
; AS FAR AS 4FOO HEX
LD SP,5000H ..... ;SET UP A STACK AREA
LD BC, 4FOOH ; $B C=$ LOWEST AVAILABLE STACK ADDRESS
LD $H L$, BEGBUF ;HL = ADDRESS OF FIRST ELEMENT OF ARRAY;DE = ADDRESS OF LAST ELEMENT OF ARRAY
CALL QSORT ; SORT
; RESULT FOR TEST DATA ..... IS
; 0,1,2,3, ... ,14,15
JR $\quad$ SC9F ; LOOP FOR MORE TESTS
; DATA SECTION
BEGBUF: DW ..... 15
DW ..... 14
DW ..... 13
DW ..... 12
DW 11
DW ..... 10
DW ..... 9
DW ..... 8
DW ..... 7
DW ..... 6
DW5
4
DW
DW ..... 3
DW ..... 2
DW1
ENDBUF: DW ..... 0
ENLI

Tests a RAM area specified by a base address and a length in bytes. Writes the values $0, \mathrm{FF}_{16}$, $\mathrm{AA}_{16}\left(10101010_{2}\right)$, and $55_{16}\left(01010101_{2}\right)$ into each byte and checks whether they can be read back correctly. Places 1 in each bit position of each byte and checks whether it can be read back correctly with all other bits cleared. Clears the Carry flag if all tests run properly. If it finds an error, it exits immediately, setting the Carry flag and returning the test value and the address at which the error occurred.

Procedure: The program performs the single value checks (with $0, \mathrm{FF}_{16}, \mathrm{AA}_{16}$, and $55_{16}$ ) by first filling the memory area and then comparing each byte with the specified value. Filling the entire area first should provide enough delay between writing and reading to detect a failure to retain data (perhaps caused by improperly designed refresh circuitry). The program then performs the walking bit test, starting with bit 7 ;

Registers Used: AF, BC, DE, HL
Execution Time: Approximately 633 cycles per byte tested plus 663 cycles overhead

Program Size: 82 bytes
Data Memory Required: None

## Special Cases:

1. An area size of $0000_{16}$ causes an immediate exit with no memory tested. The Carry flag is cleared to indicate no errors.
2. Since the routine changes all bytes in the tested area, using it to test an area that includes itself will have unpredictable results.

Note that Case 1 means this routine cannot be asked to test the entire memory. Such a request would be meaningless anyway since it would require the routine to test itself.
3. Testing a ROM causes a return with an error indication after the first occasion on which the test value differs from the memory's contents.
here it writes the data into memory and attempts to read it back immediately for a comparison.

## Entry Conditions

Base address of test area in HL Size of test area in bytes in DE

## Exit Conditions

If an error is found:
Carry $=1$
Address containing error in HL
Test value in A
If no error is found:
Carry $=0$
All bytes in test area contain 0

## Example

1. Data: Base address $=0380_{16}$ Length (size) of area $=0200_{16}$

Result: Area tested is the $0200_{16}$ bytes starting at address $0380_{16}$, that is, addresses $0380_{16}$ through $057 \mathrm{~F}_{16}$. The order of the tests is

1. Write and read 0
2. Write and read $\mathrm{FF}_{16}$
3. Write and read AA $16\left(10101010_{2}\right)$
4. Write and read $55_{16}\left(01010101_{2}\right)$
5. Walking bit test, starting with 1 in bit 7. That is, start with $10000000_{2}$ $\left(80_{16}\right)$ and move the 1 one position right for each subsequent test of a byte.

N ..... ,RAMTST

RAMTST:

| ;EXIT | WITH NO ERRORS IF AREA SIZE IS O |  |
| :--- | :--- | :--- |
| LD | $A, D$ | ;TEST AREA SIZE |
| OR | $E$ |  |
| RET | $Z$ | ;EXIT WITH NO ERRORS IF SIZE IS ZERO |
| LD | $B, D$ | BC $=$ AREA SIZE |
| LD | $C, E$ |  |

; FILL MEMORY WITH O AND TEST
SUB A
CALL FILCMP
RET C ;EXIT IF ERROR FOUND
; FILL MEMORY WITH FF HEX (ALL 1's) AND TEST
LD A, OFFH
CALL FILCMP
RET C FEXIT IF ERROR FOUND
;FILL MEMORY WITH AA HEX (ALTERNATING 1'S AND O's) AND TEST
LD A, OAAH
CALL FILCMP
RET C ;EXIT IF ERROR FOUND
;FILL MEMGRY WITH 55 HEX (ALTERNATING 0'S AND 1'S) AND TEST
LD A,55H
CALL FILCMP
RET C ;EXIT IF ERROR FOUND
; PERFORM WALKING BIT TEST. PLACE A 1 IN BIT 7 AND
; SEE IF IT CAN BE READ BACK. THEN MOVE THE 1 TO
; EITS 6, 5, 4, 3, 2, 1, AND 0 AND SEE IF IT CAN
; EE READ EACK
WLKLP:

| LD | A, 10000000B | ; MAKE BIT 7 1, ALL OTHER BITS 0 |
| :---: | :---: | :---: |
| LD | (HL), A | ; STORE TEST PATTERN IN MEMORY |
| CP | (HL) | ; TRY TO READ IT BACK |
| SCF |  | ; SET CARRY IN CASE OF ERROR |
| RET | NZ | ; RETURN IF ERROR |
| RRCA |  | ; ROTATE PATTERN TO MOVE 1 RIGHT |
| CP | 10000000B |  |
| UR | NZ, WLKKLP1 | ; CONTINUE UNTIL 1 IS BACK IN BIT 7 |
| LD | (HL), 0 | ; CLEAR BYTE JUST CHECKED |
| INC | HL |  |
| DEC | BC | ; DECREMENT AND TEST 16-BIT COUNTER |
| LD | A, B |  |
| OR | C |  |
| UR | NZ, WLKLP | ; CONTINUE UNTIL MEMORY TESTED |
| RET |  | ; NO ERRORS (NOTE OR C CLEARS CARRY) |


;ROUTINE: FILCMP
; PURPOSE: FILL MEMORY WITH A VALUE AND TEST
; THAT IT CAN BE READ BACK

```
    ;ENTRY: A = TEST VALUE
    HL = BASE ADDRESS
    BC = SIZE OF AREA IN BYTES
    IF NO ERRORS THEN
        CARRY FLAG IS O
    ELSE
        C.ARRY FLAG IS 1
        HL = ADDRESS OF ERROR
        DE = BASE ADDRESS
        BC = SIZE OF AREA IN BYTES
        A = TEST VALIUE
REGISTERS LISED: AF,BC,DE,HL
```



```
FILCMP:
\begin{tabular}{lll} 
PUSH & HL & :SAVE BASE ADDRESS \\
PUSH & BC & SAVE SIZE OF AREA
\end{tabular}
LD E,A ;SAVE TEST VALUE
LD (HL),A ;STORE TEST VALUE IN FIRST BYTE
DEC BC ;REMAINING AREA = SIZE - 1
LD A,B ;CHECK IF ANYTHING IN REMAINING AREA
OR C
LD A,E ;RESTURE TEST VALUE
IR Z,COMPARE ;BRANCH IF AREA WAS ONLY 1 BYTE
;FILL REST OF AREA USING BLOCK MOVE
; EACH ITERATION MOVES TEST VALUE TO NEXT HIGHER ADDRESS
LD D,H ;DESTINATION IS ALWAYS SOURCE + 1
LD E,L
INC. DE
LDIR ;FILL MEMORY
; NOW THAT MEMORY HAS BEEN FILLED, TEST TO SEE IF
; EACH BYTE CAN BE READ BACK CORRECTLY
COMPARE:
POP BC ;RESTORE SIZE OF AREA
POP HL ;RESTORE BASE ADDRESS
PUSH HL ;SAVE BASE ADDRESS
PUSH BC ;SAVE SIZE OF VALUE
; COMPARE MEMORY AND TEST VALUE
CMPLP:
CPI
JR NZ,CMPER ;JUMP IF NOT EQUAL
IP PE,CMPLP ;CONTINUE THROLIGH ENTIRE AREA
                                    ; NOTE CPI CLEARS P/V FLAG IF IT
                                    ; DECREMENTS BC TO O
```



```
RET
;ERROR EXIT, SET CARRY
;HL = ADDRESS OF ERROR
;A = TEST VALUE
```

C.MPER:

| POP | $B C$ | ;DE $=$ SIZE OF AREA |
| :--- | :--- | :--- |
| POP | $D E$ | BC $=$ BASE ADDRESS |
| SCF |  | SET CARRY, INDICATING AN ERROR |
| RET |  |  |

; ..... ;
SAMPLE EXECUTION ..... ;; TEST RAM FROM 2000 HEX THROLIGH 3OOF HEX
; SIZE OF AREA $=1010$ HEX BYTES
LD $\mathrm{HL}, 2000 \mathrm{H}$ ; $\mathrm{HL}=\mathrm{BASE}$ ADDRESSLD DE,1010HCALL RAMTST ; TEST MEMORY; DE = NUMBER OF BYTES;CARRY FLAG SHOULD BE O
IR SCFG ; LOOP FOR MORE TESTING
END

## Jump Table (JTAB)

Transfers control to an address selected from a table according to an index. The addresses are stored in the usual Z80 format (less significant byte first), starting at address JMPTAB. The size of the table (number of addresses) is a constant, LENSUB, which must be less than or equal to 128 . If the index is greater than or equal to LENSUB, the program returns control immediately with the Carry flag set to 1 .

Procedure: The program first checks if the index is greater than or equal to the size of the table (LENSUB). If it is, the program returns control with the Carry flag set. If it is not, the program obtains the starting address of the appropriate subroutine from the table and jumps to it.

## Registers Used: AF

Execution Time: 117 cycles overhead, besides the time required to execute the actual subroutine

Program Size: 21 bytes plus 2 * LENSUB bytes for the table of starting addresses, where LENSUB is the number of subroutines

Data Memory Required: None
Special Case: Entry with an index greater than or equal to LENSUB causes an immediate exit with the Carry flag set to 1 .

## Entry Conditions

Index in A

## Exit Conditions

If (A) is greater than LENSUB, an immediate return with Carry $=1$. Otherwise, control is transferred to the appropriate subroutine as if an indexed call had been performed. The return address remains at the top of the stack.

## Example

| 1. Data: | LENSUB (size of subroutine table) $=03$ |
| :---: | :---: |
|  | Table consists of addresses SUB0, SUB1, |
| and SUB2. |  |
| Index $=(\mathrm{A})=02$ |  |


| C.P | LENSUB | ;COMPARE ROUTINE NUMBER, TABLE SIZE |
| :--- | :--- | :--- |
| C.F |  | ;COMPLEMENT CARRY FOR ERROR INDIEATOR |
| RET | $C$ | ;RETURN IF ROUTINE NUMBER TOO LARGE |
|  |  | ; WITH CARRY SET |


; OBTAIN ROUTINE ADDRESS FROM TABLE AND TRANSFER
; CONTROL TO IT, LEAVING ALL REGISTER PAIRS UNCHANGED

|  | LD | A, (HL) | ; MOVE ROUTINE ADDRESS TO HL |
| :---: | :---: | :---: | :---: |
|  | INC. | HL |  |
|  | LD | H, (HL) |  |
|  | LD | L, A |  |
|  | EX | (SP), HL | ; RESTORE OLD HL, PUSH ROUTINE ADIRESS |
|  | RET |  | ; JUMP TO ROUTINE |
| LENSUB | EQU | 3 | ; NUMBER OF SUBROUTINES IN TABLE |
| UMPTAE: |  |  | ; JUMF TABLE |
|  | IW | SUBO | ; ROUTINE 0 |
|  | DW | SUB1 | ;ROUTINE 1 |
|  | DW | SUB2 | ; ROUTINE 2 |
|  | ; THREE | TEST SUBROUTINES | FOR JUMP TAELE |
| SUBO: | LD | A, 1 | ; TEST ROUTINE 0 SETS (A) = 1 |
|  | RET |  |  |
| SUB1: |  |  |  |
|  | $\frac{\operatorname{Ln}}{\text { RET }}$ | A, 2 | ; TEST ROUTINE 1 SETS (A) $=2$ |
| SUE2: |  |  |  |
|  | $\begin{aligned} & \text { LD } \\ & \text { RET } \end{aligned}$ | A, 3 | ; TEST ROUTINE 2 SETS (A) $=3$ |
| ; |  |  |  |
| ; |  |  |  |
| ; | SAMPLE | EXECUTIION: |  |
| ; |  |  |  |
| ; |  |  |  |
| SC.9H: |  |  |  |
|  | SUB | A | ; EXECUTE ROUTINE O |
|  | C.ALL | ITAB | ; AFTER EXECUTION, ( $A$ ) $=1$ |


| LD | A, 1 | ; EXECUTE ROUTINE 1 |
| :---: | :---: | :---: |
| CALL | JTAB | ; AFTER EXECUTION, (A) $=2$ |
| LD | A, 2 | ; EXECUTE ROUTINE 2 |
| CALL | ITAB | ; AFTER EXECUTION, (A) $=3$ |
| LD | A, 3 | ; EXECUTE ROUTINE 3 |
| CALL | ITAB | ; AFTER EXECUTION, CARRY = |
| JR | SC.9H | ; LOOP FOR MORE TESTS |

Reads a line of ASCII characters ending with a carriage return and saves them in a buffer. Defines the control characters Control H (08 hex), which deletes the latest character, and Control X ( 18 hex), which deletes the entire line. Sends a bell character ( 07 hex ) to the terminal if the buffer overflows. Echoes each character placed in the buffer. Echoes non-printable characters as an up arrow or caret ( () followed by the printable equivalent (see Table 10-1). Sends a new line sequence (typically carriage return, line feed) to the terminal before exiting.

RDLINE assumes the following system-dependent subroutines:

1. RDCHAR reads a character from the terminal and puts it in the accumulator.
2. WRCHAR sends the character in the accumulator to the terminal.
3. WRNEWL sends a new line sequence to the terminal.

These subroutines are assumed to change all user registers.
RDLINE is an example of a terminal input handler. The control characters and I/O subroutines in a real system will, of course, be computerdependent. A specific example in the listing is for a computer running the $\mathrm{CP} / \mathrm{M}$ operating system with a standard Basic Disk Operating System (BDOS) accessed by calling memory address $0005_{16}$. Table 10-2 lists commonly used CP/M BDOS functions. For more information on CP/M, see Osborne CP/M User Guide, Second Edition by Thom Hogan (Berkeley: Osborne/McGraw-Hill, 1982).

Procedure: The program starts the loop by reading a character. If the character is a carriage

## Registers Used: AF, BC, DE, HL

Execution Time: Approximately 162 cycles to place an ordinary character in the buffer, not including the execution time of RDCHAR or WRCHAR

Program Size: 148 bytes
Data Memory Required: None

## Special Cases:

1. Typing Control H (delete one character) or Control X (delete the entire line) when the buffer is empty has no effect.
2. The program discards an ordinary character received when the buffer is full, and sends a bell character to the terminal (ringing the bell).
return, the program sends a new line sequence to the terminal and exits. Otherwise, it checks for the special characters Control H and Control X . If the buffer is not empty, Control H makes the program decrement the buffer pointer and character count by 1 and send a backspace string (cursor left, space, cursor left) to the terminal. Control X makes the program delete characters until it empties the buffer.

If the character is not special, the program determines whether the buffer is full. If it is, the program sends a bell character to the terminal. If not, the program stores the character in the buffer, echoes it to the terminal, and increments the character count and buffer pointer.

Before echoing a character or deleting one from the display, the program must determine whether the character is printable. If it is not (that is, it is a non-printable ASCII control character), the program must display or delete two characters, the control indicator (up arrow or caret) and the printable equivalent (see Table 10-1). Note, however, that the character is stored in its non-printable form.

Table 10-1: ASCII Control Characters and Printable Equivalents

| Name | Hex Value | Printable <br> Equivalent | Name | Hex Value | Printable <br> Equivalent |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |
| NUL | 00 | Control @ | DLE | 10 | Control P |
| SOH | 01 | Control A | DC1 | 11 | Control Q |
| STX | 02 | Control B | DC2 | 12 | Control R |
| ETX | 03 | Control C | DC3 | 13 | Control S |
| EOT | 04 | Control D | DC4 | 14 | Control T |
| ENQ | 05 | Control E | NAK | 15 | Control U |
| ACK | 06 | Control F | SYN | 16 | Control V |
| BEL | 07 | Control G | ETB | 17 | Control W |
| BS | 08 | Control H | CAN | 18 | Control X |
| HT | 09 | Control I | EM | 19 | Control Y |
| LF | $0 A$ | Control J | SUB | 1 A | Control Z |
| VT | $0 B$ | Control K | ESC | $1 B$ | Control [ |
| FF | $0 C$ | Control L | FS | 1 C | Control |
| CR | $0 D$ | Control M | GS | $1 D$ | Control ] |
| SO | 0 E | Control N | RS | $1 E$ | Control $\wedge$ |
| SI | $0 F$ | Control O | VS | $1 F$ | Control - |
|  |  |  |  |  |  |

Table 10-2: BDOS Functions for CP/M 2.0

| Function Number (Decimal in Register C) | Function Name | Input Parameters | Output Parameters |
| :---: | :---: | :---: | :---: |
| 0 | System Reset | None | None |
| 1 | Console Input | None | A $=$ ASCII character |
| 2 | Console Output | $\mathrm{E}=\mathrm{ASCII}$ character | None |
| 3 | Reader Input | None | A $=$ ASCII character |
| 4 | Punch Output | $\mathrm{E}=\mathrm{ASCII}$ character | None |
| 5 | List Output | $\mathrm{E}=\mathrm{ASCII}$ character | None |
| 6 | Direct Console Input | $\mathrm{E}=\mathrm{FF}_{16}$ | $\mathrm{A}=\mathrm{ASCII}$ character or 00 if no character is available |
| 6 | Direct Console Output | $\mathrm{E}=\mathrm{ASCII}$ character | None |
| 7 | Get I/O Byte | None | A = IOBYTE |
| 8 | Set I/O Byte | $E=$ IOBYTE | None |
| 9 | Print String | DE $=$ String Address | None |
| 10 | Read Console Buffer | DE $=$ Buffer Address | (Data in buffer) |
| 11 | Get Console Status | None | $\mathrm{A}=00$ (no character) or $\mathrm{A}=$ <br> $\mathrm{FF}_{16}$ (character ready) |

## Entry Conditions

Base address of buffer in HL
Length (size) of buffer in bytes in A

## Exit Conditions

Number of characters in the buffer in A

## Examples

1. Data: Result:

Line from keyboard is 'ENTERcr'
Character count $=5$ (line length)
Buffer contains 'ENTER'
'ENTER' is sent to terminal, followed by a new line sequence (typically either carriage return, line feed or just carriage return).
Note that the 'cr' (carriage return) character does not appear in the buffer.
2. Data: Line from keyboard is 'DMcontrolHNcontrol XENTETcontrolHRcr'
Result: $\quad$ Character count $=5$ (length of final line) Buffer contains 'ENTER'
'DMBackspaceStringNBackspaceStringBackspaceStringENTETBackspaceStringR' is sent to terminal, followed by a new line sequence. The Backspace String deletes a character from the screen and moves the cursor left one space.
The sequence of operations is as follows:

What has happened is
a. The operator types ' $D$ ', ' $M$ '.
b. The operator sees that ' $M$ ' is wrong (it should be ' N '), types Control H to delete it, and types ' N '.
c. The operator then sees that the initial ' $D$ ' is also wrong (it should be ' $E$ '). Since the error is not in the latest character, the operator types Control X to delete the entire line, and then types 'ENTET'.
d. The operator sees that the second ' T ' is wrong (it should be ' R '), types Control H to delete it, and types ' $R$ '.
e. The operator types a carriage return to end the line.

| Character | Initial | Final | Sent to |
| :--- | :--- | :--- | :--- |
| Typed | Buffer | Buffer | Terminal |


| D | Empty | 'D' | D |
| :--- | :--- | :--- | :--- |
| M | 'D' | 'DM' | M |
| Control H | 'DM' | 'D' | Backspace string |
| $\mathbf{N}$ | 'D' | 'DN' | N |
| Control X | 'DN' | Empty | 2 Backspace strings |
| E | Empty | 'E' | E |
| N | 'E' | 'EN' | N |
| T | 'EN' | 'ENT' | T |
| E | 'ENT' | 'ENTE' | E |
| T | 'ENTE' | 'ENTET' | T |
| Control H | 'ENTET' | 'ENTE' | Backspace string |
| R | 'ENTE' | 'ENTER' | R |
| cr | 'ENTER' | 'ENTER' | New line string |

:

| - EQLIATES |  |  |  |
| :---: | :---: | :---: | :---: |
| BELL | EQU | 07H | ; BELL CHARACTER (FINGS EELL ON TERMINAL) |
| BSKEY | EQU | OBH | ; EACKSPALEE KEYEDARD CHARACTEF |
| CR | EQU | OLH | ; CAFIRIAGE FETURN FOR CONSOLE |
| CRKEY | EDU | ODH | ; CARRIAGE RETLIRN KEYEDARD CHARALTEF |
| CSFLFT | EQU | O8H | ; MOVE CUREOR LEFT FOR CONEOLE |
| DELKEY | EQU | 1 BH | ; DELETE LINE KEYBOARI CHARACTER |
| LF | EQUI | OAH | - LINE FEED FOR CONSOLE |
| SPACE | EQU | 2 OH | ; SPACE CHARACTER |
| UPARRW | EQU | EEH | : UF ARFOW OR CARET UEED AE CUNTROL INLICATOR |
| bDos | EQU | 0005H | ; BLOE ENTRY FOINT |
| IIFIO | EQU | 6 | : BLIOS IIRECT I/O FUNC:TION |
| PSTRG | EOU | 7 | ; BLIS PRINT STRING FIINCTION |
| GTERM | EQU | '\$ ${ }^{\prime}$ | ; CF/M STRING TEFMINATGR |

RDLINE:

| LI C.A | $; \mathrm{C}=$ EUFFER LENGTH |
| :--- | :--- |
|  | $; H L=$ EUFFER FOINTEF |

; INITIALIZE CHARACTER COUNT TG ZERGI
INIT:
LI E.O $\quad$ CHARAC:TER COUNT $=0$
; REAI CHARACTERS LINTIL A EARRIAGE RETUFN IS TYPED


```
    ;EXIT
    ;SENII NEW LINE SEQUENCE (USUIALLY CR,LF) TO TERMINAL
    ; GET LENGTH OF LINE
EXITRD:
    CALL WRNEWL FEND NEW LINE SEQUENCE
    RET
```



```
    ; ROUITINE: RLICHAR
    ;FURFOSE: READ CHAFACTER EUIT IIG NOT EGHO TO CONEOLE
    ;ENTRY: NONE
    :EXIT: FEGISTER A = CHAFACTTER
    ; REGISTERS USED: ALL EXIEEFT EC, HL
```



```
RDC:HAR:
    FUSH HL :SAVE EC,HL
    FUSH BC
    ; WAIT FOR CHARAC:TER FROM CONEOLE
RIWAIT:
\begin{tabular}{|c|c|c|}
\hline LII & C, DIFIO & ; IIRECT CONSOLE I/O \\
\hline LII & E,OFFH & ; INDICATE INFUT \\
\hline CALL & BDOS & ; REAI CHAFACTEF FFOM CONEOLE \\
\hline OR & A & ; LOOP IF NO CHAFAICTER ( \(A=0\) ) \\
\hline JFi' & Z.FIWAIT & \\
\hline FOF & DE & ; RESTIRE EC, HL \\
\hline F'OF' & HL & \\
\hline FET & & - FETURN WITH CHAFACTER IN REGISTER A \\
\hline
\end{tabular}
```



```
    ; ROUITINE: WFC:HAR
    ;FURFOSE: WRITE CHARALTEF TO CONSOLE
    :ENTRY: FEGISTER A = CHARACTEF
    ;EXIT: NONE
    ; REGISTERS USED: ALL EXCEFT BC, HL
```



```
WRCHAR:
FUSH HL :SAVE EC, HL
PUSH EC
;WFITE A CHARACTER
LD C,DIRIO :DIRECT LONSDLE I/Q
LI E,A FINLICATE GUTFUT - EHAFACTER IN E
CALL BDOS ; WRITE EHARACTER ON CONSOIE
FOF EC: FFESTOFE EL,HL
POP HL
RET
```



```
; ROUITINE: WFNEWL
; FURFGSE: ISSUE NEW LINE SEQUENCE TO CONEOLE
```



WRNEWL:
FUSH HL :SAVE EC.HL
PUSH EC
; SEND NEW LINE GTRING TG CONGOLE
LII DE,NLSTRG ;POINT TO NEW LINE STRING
CALL WFETRG :SENI STRING TO CONSOLE

FOP BC ; RESTGRE BC, HL
FOF $\quad \mathrm{HL}$
FET
NLSTRG: LIE
CR.LF, STEFM ;NEW LINE ETRING
; NOTE: STEFM (韦) IS EF/M TERMINATOR

; ROUTINE: EACKSF
:FURFGSE: FEFFORM A LEETFUCTIVE EACKEFACE
;ENTRY: $B=$ NUMBER DF CHARACTERS IN BUFFER
: $\quad H L=N E X T$ AVAILAELE BUFFER ADDRESS
;EXIT: IF NO CHARACTEFS IN ELIFFER
$Z=1$
ELSE
$Z=0$
CHARACTER REMOVED FROM BUFFER
FEGISTEFS LISEM: ALL EXCEPT C, HL

EACKSF:
: CHECK FOF EMFTY EUFFEF

| LI | A,B | TTEST NUMEER DF CHARACTERE |
| :--- | :--- | :--- |
| OR | $A$ | EEXT IF EUFFER EMFTY |

- DUTFUT EACKSPACE STRING
; TO REMOVE CHARACTER FROM IISFLAY
DEE HL : DELGEMENT EUFFER FOINTEF
FUSH HL :SAVE EC. HL
PUSH EL
LI A, (HL) \#GET CHAFAC:TER
CF 2 OH :IS IT A EONTROL?
UR NC. ES 1 ; NO, BRANCH, DELETE ONLY ONE CHAFAC:TER
LI DE, ESETRG ; YES, DELETE 2 CHARACTERS
(UP ARROW AND PRINTAELE EQUI VALENT)
CALL WRSTRG ;WRITE EACKSPACE STRING
ES1:
EALL WE,BSSTKG WRSTRG WRITE EACKSFACE STRING

FOF EC : FESTORE EC. HL.
POP HL
; DECREMENT CHAFACTER C:OUNT EY 1
DEC E E DNE LESS CHARAETER IN BUFFER
RET
; UESTRUCTIVE BACKSFACE STRING FOR CONSOLE
; MOVES GUREMR LEFT, FRINTS SPACE QVER GHARACTER, MOVES
; CURGOR LEFT
; NOTE: STERM (क) IS EF/M STRING TERMINATOR
ESETRG:

## LIB

CSRLFT, SFACE, CSRLFT, STERM
\# F
; ROUIT INE: WRETRG
:FURFOISE: OUITFUT STRING TO CONEOLE
;ENTRY: HL = EASE ADLRESS DF STRING
;EXIT: NONE
;REGISTERS USEL: ALL EXCEPT BC

WRETRE:

| FUSH | EC: | ; SAVE ET: |
| :---: | :---: | :---: |
| LII | $C$ PSTRO | ; FUNCTION IS PRINT STFING |
| CALL | ELIS | ; QUTFUT STRING TERMINATED WITH \$ |
| POF | BC: | ; RESTORE EC. |
| FET |  |  |

FROMFT EEQUATES

```
;OFERATOR FRGIMFT = QLIESTION MARK
```

SC1OA:
; REAL LINE FROM C:ONSOLE

| LD | A,PROMPT | ; OLITPUT FROMFT (?) |
| :--- | :--- | :--- |
| CALL | WRCHAR |  |
| LD | HL, INEUFF | ;HL = INFUT BUFFER ADDRESS |
| LD | A,LINBUF | ;A = BUFFER LENGTH |
| CALL | RDLINE | ;READ A LINE |
| OR | A | TEST LINE LENGTH |
| IR | $Z, S C: 1 O A ~$ | NEXT LINE IF LENGTH IS O |

:ECHO LINE TO CONSOLE ED EA SAVE NUMEER OF CHARACTERS IN EUFFEF

TLOOP:

| LD | A, (HL) |
| :--- | :--- |
| CALL | WRCHAR |
| INC: | HL |
| D.INZ | TLOOP |

; OUTPUTT NEXT CHARAC:TEF
CALL WRCHAR
INC: HL ; INC:REMENT BUFFER FOINTER
D.JNZ TLOOP
; DECREMENT CHARAETER COUNT
CALL WRNEWL ; C:ONTINUE UNTIL ALL CHARACTERS SENT ; THEN END WITH CR,LF

UR $\quad \mathrm{SC}: 10 \mathrm{~A}$


## Write a Line to an Output Device (WRLINE)

Writes characters until it empties a buffer with given length and base address. Assumes the system-dependent subroutine WRCHAR, which sends the character in the accumulator to the output device.

WRLINE is an example of an output driver. The actual I/O subroutines will, of course, be computer-dependent. A specific example in the listing is for a CP/M-based computer with a standard Basic Disk Operating System (BDOS) accessed by calling address $0005_{16}$.

Procedure: The program exits immediately if the buffer is empty. Otherwise, it sends characters

Registers Used: AF, BC, DE, HL
Execution Time: 18 cycles overhead plus 43 cycles per byte besides the execution time of subroutine WRCHAR

Program Size: 22 bytes
Data Memory Required: None
Special Case: An empty buffer causes an immediate exit with nothing sent to the output device.
to the output device one at a time until it empties the buffer. The program saves all temporary data in memory rather than in registers to avoid dependence on WRCHAR.

## Entry Conditions

Base address of buffer in HL
Number of characters in the buffer in A

## Exit Conditions

None

## Example

1. Data: Number of characters $=5$ Buffer contains 'ENTER'
Result: 'ENTER' sent to the output device


RET

; ROUTINE: WROHAR
; PLIFPOSE: WRITE CHARACTER TO GIITFUT DEVICE
; ENTRY: REGISTER A = CHARACTER
; EXIT: NONE
; REGISTERS USED: AF, DE


WRCHAR:

| FUSH | HL | ; SAVE BC, HL |
| :---: | :---: | :---: |
| PUSH | EC |  |
| L.II | C, DIFIO | ; DIFECT I/O FLINCTIUN |
| LII | E, A | ; CHARAC:TER IN REGISTER E |
| CALL | Bnos | ; OUTPUT CHARACTER |
| FOF | EC: | ; RESTGRE BC, HL |
| POP | HL |  |
| FET |  |  |



## CRC-16 Checking and Generation <br> (ICRC 16,CRC 16,GCRC 16)

Generates a 16 -bit cyclic redundancy check (CRC) based on the IBM Binary Synchronous Communications protocol (BSC or Bisync). Uses the polynomial $\mathrm{X}^{16}+\mathrm{X}^{15}+\mathrm{X}^{2}+1$. Entry point ICRC16 initializes the CRC to 0 and the polynomial to the appropriate bit pattern. Entry point CRC16 combines the previous CRC with the CRC generated from the current data byte. Entry point GCRC16 returns the CRC.

Procedure: Subroutine ICRC16 initializes the CRC to 0 and the polynomial to a 1 in each bit position corresponding to a power of X present in the formula. Subroutine CRC16 updates the CRC for a data byte. It shifts both the data and the CRC left eight times; after each shift, it EXCLUSIVE-ORs the CRC with the polynomial if the EXCLUSIVE-OR of the data bit and the CRC's most significant bit is 1 . Subroutine CRC16 leaves the CRC in memory locations CRC (less significant byte) and CRC +1 (more

## Registers Used:

1. ICRC16: HL
2. CRC16: None
3. GCRC16: HL

## Execution Time:

1. ICRC16: 62 cycles
2. CRC16: 148 cycles overhead plus an average of 584 cycles per data byte, assuming that the previous CRC and the polynomial must be EXCLUSIVE-ORed in half of the iterations
3. GCRC16: 26 cycles

## Program Size:

1. ICRC16: 13 bytes
2. CRC16: 39 bytes
3. GCRC16: 4 bytes

Data Memory Required: 4 bytes anywhere in RAM for the CRC ( 2 bytes starting at address CRC) and the polynomial ( 2 bytes starting at address PLY)
significant byte). Subroutine GCRC16 loads the CRC into HL.

## Entry Conditions

1. ICRC16: none
2. CRC16: data byte in A, previous CRC in memory locations CRC (less significant byte) and CRC +1 (more significant byte), CRC polynomial in memory locations PLY (less significant byte) and PLY+1 (more significant byte)
3. GCRC16: CRC in memory locations CRC (less significant byte) and CRC +1 (more significant byte)

## Exit Conditions

1. ICRC16:0 (initial CRC value) in memory locations CRC (less significant byte) and CRC+1 (more significant byte), CRC polynomial in memory locations PLY (less significant byte) and PLY +1 (more significant byte)
2. CRC16: CRC with current data byte included in memory locations CRC(less significant byte) and CRC +1 (more significant byte)
3. GCRC16: CRC in HL

## Examples

1. Generating a CRC
a. Call ICRC16 for initialization and to start the CRC at 0 .
b. Call CRC16 repeatedly to update the CRC for each data byte.
c. Call GCRC16 to obtain the final CRC.
2. Checking a CRC
a. Call ICRC16 for initialization and to start the CRC at 0 .
b. Call CRC16 repeatedly to update the CRC for each data byte (including the stored CRC) for checking.
c. Call GCRC16 to obtain the final CRC; it will be 0 if there were no errors.

Note that only ICRC16 depends on the particular CRC polynomial used. To change the polynomial, simply change the data ICRC16 loads into
memory locations PLY (less significant byte) and PLY+1 (more significant byte).

## REFERENCE

J.E.McNamara. Technical Aspects of Data Communications, 2nd ed. Billerica, Mass.: Digital Press, 1982. This book contains explanations of CRC and communications protocols.
;
; ..... ;
;
Title Generate CFC:-16 ..... ; ..... ;
Name: GRC16 ..... ;;;
Purpose: Generate a 16 -bit CRC based on IBM's Einary ..... ;
Eynchronous Communications protocol. The CRC: is ..... ;
based on the polynimial: ..... ;
(^ indicates "to the power") ..... ;
$x^{\wedge} 16+x^{\wedge} 15+x^{\wedge} 2+1$ ..... ;
To generate a CRC: ..... ;;

1) Call ICRCis to initialize the CRC: ..... ;
polynomial and clear the CRC. ..... ;
2) Call CRC:16 for each data byte. ..... ;
3) Call GKRC16 to obtain the CRC. ..... ;
It should then be appended ta the data,high byte first.;;

To sheck a CRC:

1) Call ICRC:16 to initialize the CRC:.
2) Call CRC16 for each data byte and
the 2 bytes of CRC: previously generated.;
3) Call GCRC16 to obtain the GRC. It will;
be zera if no errors accurred.
Entry: ICRC:16 - Nane
CRC16 - Register $A=$ Lata byte
GCRC:16 - None
Exit: ICRC16-CRC, PLY initialized
C:RC:16 - CRC updated
GCRC16 - HL = CRC
Registers used: None
Time: $\quad 148$ eycles overhead plus an average of 584 cycles per byte, assuming that half the iterations require EXCLUSIVE-ORing the CRC and the polynomial.
Size: Frogram 56 bytes Data 4 bytes

CRC16:

| :SAVE REGISTERS |  |
| :--- | :--- |
| PUSH | AF |
| PUSH | BC |
| PUSH | DE |
| FUSH | $H L$ |

; LDOP THFIOUGH EACH EIT GENERATING THE ERC
LI E, $B$; 8 BITS FER EYTE
LI DE, (FLY) ;GET FOLYNOMIAL
LI HL, (CRC:) GET CURFENT CRC: VALUE
CRLLF:


```
CRCLF1:
\begin{tabular}{|c|c|c|}
\hline LI & A, C: & ; RESTIRE IATA \\
\hline RLA & & ; SHIFT NEXT LIATA EIT TO BIT 7 \\
\hline [1. N N & CRCLF & ; IEC:REMENT BIT COUNTER \\
\hline LD & (CRC: ) , HL & ; JUMP IF NOT THFOUIOH 3 EITS ; SAVE UFDATED CRC: \\
\hline
\end{tabular}
; RESTIRE REGISTERS AND EXIT
FQIP HL
FOP DE
FOF BC:
POF AF
RET
```



```
;ROUTINE: ICRC1E
;PURPOSE: INITIALIZE CRC ANI FLY
;ENTRY: NONE
;EXIT: CRC: AND FOLYNOMIAL INITIALIZED
;REGISTERS USEII: HL
```



```
ICRC16:
```



```
RET
```



```
;ROUTINE: GORC1G
;PURFGSE: GET CRC: VALUE
;ENTRY: NONE
;EXIT: REGISTER FAIR HL = CRC VALUE
; REGISTERS USED: HL
```



```
GCRC16:
LD HL,(CRC) ;HL = CRC:
RET
; IIATA
CRC: IS 2 ;CRC VALUE
PLY: 15 ; 2 FILYNOMIAL VALUE
```

; SAMFLLE EXECLITION: ; ;
; GENERATE A CRC FOR THE NIMBER 1 AND CHECK IT

```
    CALL ICRC16 ;INITIALIZE CRC, FOLYNOMIAL
    LII A,1
    CALL CFCJE
    EALL GORL1E
    EX DE,HL :SAVE CRC IN DE
    CALL ICRC1E
    LII A,I
CALL CRC1E ;CHECK CRC: BY GENERATING IT FOR IATA
LII A,II
CALL CRC1E
LD A,E
CALL CRC:16
CALL GCRC16 ;CRC SHOULD EE ZERO IN HL
; GENERATE CRC FOR THE SEQUENCE 0,1,2,.,.,25S AND EHECK IT
CALL IC:RC16 ;INITIALIZE C:RC, FOLYNOMIAL
LD E,O :START DATA BYTES AT O
GENLF:
LI A,B ;GET IATA BYTE
CALL ERC1G ; IPLIATE CRC
INC: B ;ADD 1 TO FRODUCE NEXT DATA BYTE
IR NZ,GENLF :BRANCH IF NOT LIONE
CALL GCRC16 ;GET FESUILTING CRC:
EX DE,HL ;AND SAVE IT IN DE
;CHECK CRC: EY GENERATING IT AGAIN
CALL ICRCIG ;INITIALIZE CRC, POLYNOMIAL
LD B,O ;START IIATA BYTES AT O
CHKLP:
LI A,B ;GET IATA BYTE
CALL CRC1G :UFDIATE CRC
INC: B ;ADL 1 TO PROLLCE NEXT IATA EYTE
JR NZ,CHKLF
; ALSO INCLUIE STORED CRC: IN CHECK
LD A,D :UPIATE FOR HIGH BYTE DF STORED CRC
CALL. CRC:16
LD A,E
CALL CRC16
CALL GCRC1G ;GET RESULTING CRC
    ; IT SHOULLD BE O
IR SC10C
ENII
```


## I/O Device Table Handler (IOHDLR)

Performs input and output in a deviceindependent manner using I/O control blocks and an I/O device table. The I/O device table is a linked list; each entry contains a link to the next entry, the device number, and starting addresses for routines that initialize the device, determine its input status, read data from it, determine its output status, and write data to it. An I/O control block is an array containing the device number, operation number, device status, and the base address and length of the device's buffer. The user must provide IOHDLR with the base address of an I/O control block and the data if only one byte is to be written. IOHDLR returns the status byte and the data (if only one byte is read).

This subroutine is an example of handling input and output in a device-independent manner. The I/O device table must be constructed using subroutines INITDL, which initializes the device list to empty, and ADDDL, which adds a device to the list.
An applications program will perform input or output by obtaining or constructing an I/O control block and then calling IOHDLR. IOHDLR uses the I/O device table to determine how to transfer control to the I/O driver.

Procedure: The program first initializes the status byte to 0 , indicating no errors. It then searches the device table, trying to match the device number in the I/O control block. If it does not find a match, it exits with an error number in the status byte. If it finds a match, it

## Registers Used:

1. IOHDLR: AF,BC,DE,HL,IX
2. INITDL: HL
3. ADDDL: DE

## Execution Time:

1. IOHDLR: 270 cycles overhead plus 90 cycles for each unsuccessful match of a device number
2. INITDL: 36 cycles
3. ADDDL: 72 cycles

## Program Size:

1. IOHDLR: 70 bytes
2. INITDL: 7 bytes
3. ADDDL: 12 bytes

Data Memory Required: 3 bytes anywhere in RAM for the device list header ( 2 bytes starting at address DVLST) and temporary storage for data to be written without a buffer (1 byte at address BDATA)
checks for a valid operation and transfers control to the appropriate routine from the device table entry. That routine must end by transferring control back to the original caller. If the operation is invalid (the operation number is too large or the starting address for the routine is 0 ), the program returns with an error number in the status byte.

Subroutine INITDL initializes the device list, setting the initial link to 0 .

Subroutine ADDDL adds an entry to the device list, making its base address the head of the list and setting its link field to the old head of the list.

## Entry Conditions

1. IOHDLR: Base address of input/ output control block in IX

## Exit Conditions

1. IOHDLR: I/O control block status byte in A if an error is found;

Data byte (if the operation is to write one byte) in A

## 2. INITDL: None

3. ADDDL: Base address of a device table entry in HL
otherwise, the routine exits to the appropriate $\mathrm{I} / \mathrm{O}$ driver.
Data byte in A if the operation is to read one byte
4. INITDL: Device list header (addresses DVLST and DVLST+1) cleared to indicate empty list
5. ADDDL: Device table entry added to list

## Example

1. The example in the listing uses the following structure:
Input/Output Operations
Operation
Number Operation
$0 \quad$ Initialize device
1 Determine input status
2 Read 1 byte from input device
3 Read N bytes (normally 1 line) from input device
4 Determine output status
$5 \quad$ Write 1 byte to output device
6 Write N bytes (normally 1 line) to output device
Input/Output Control Block
Index Contents
0 Device number
1 Operation number
2 Status
3 Less significant byte of base address of buffer
4 More significant byte of base address of buffer
5 Less significant byte of buffer length
6 More significant byte of buffer length

## Device Table Entry

## Index Contents

0 Less significant byte of link field (base address of next entry)

1 More significant byte of link field (base address of next entry)
Device number
Less significant byte of starting address of device initialization routine
More significant byte of starting address of device initialization routine
Less significant byte of starting address of input status determination routine
More significant byte of starting address of input status determination routine
Less significant byte of starting address of input driver (read 1 byte only)
8 More significant byte of starting address of input driver (read 1 byte only)
9 Less significant byte of starting address of input driver ( N bytes or 1 line)
More significant byte of starting address of input driver ( N bytes or 1 line)
Less significant byte of starting address of output status determination routine
More significant byte of starting address of output status determination routine
Less significant byte of starting address of output driver (write 1 byte only)
More significant byte of starting address of output driver (write 1 byte only)
Less significant byte of starting address of output driver ( N bytes or 1 line)
More significant byte of starting address of output driver ( N bytes or 1 line)

If an operation is irrelevant or undefined (such as output status determination for a keyboard or input driver for a printer), the corresponding starting address in the device table is 0 .
Value Description
0 No errors
1 Bad device number (no such device)
2 Bad operation number (no such operation or invalid operation)
3 Input data available or output device ready
254 Buffer too small for use by CP/M BDOS function 10 (Read Console Buffer). This function requires 2 bytes for the buffer length and character count.

|  |  |
| :---: | :---: |
| Title | I/O Device Table Handler |
| Name: | IGHDLR |
|  |  |
|  |  |
| Purpose: |  |
|  | Perform $1 / 0$ in a device-independent manner. |
|  | This can be done only by accessing all devices in the same way using an I/O Control |
|  | Block (IOCB) and a device table. The routines |
|  | here allow the following operations: |
|  |  |
|  | Operation number Description |
|  | Initialize device |
|  | 3 Read $N$ bytes |
|  | 4 Determine output status |
|  | 5 Write 1 byte |
|  | 6 Write N bytes |
|  | Other operations that could be included are |
|  | Other operations that could be included are Open, Clase, Delete, Rename, and Append, which |
|  | would support devices such as floppy disks. |
|  | A IOCB is an array of the follawing form: |
|  |  |
|  | IOCB $+0=$ Device number |
|  | IOCB $+1=$ Operation number |
|  | IOCB $+2=$ Status |
|  | IOCB $+3=$ Low byte of buffer address |
|  | IOCB $+4=$ High byte of buffer address |
|  | IOCB $+5=$ Low byte of buffer length |
|  | IOCB $+6=$ High byte of buffer length |

; ; ; ; ; ; ; ;
The device table is implemented as a linked ..... ;
list. Two routines maintain the list: INITDL, ..... ;
which initializes the device list to empty, and ..... ;ADDDL, which adds a device to the list.
;
A device table entry has the following form: ..... ;
nUTBL $+0=$ Low byte of link field ..... ; ..... ; ..... ;
DVTBL $+1=$ High byte of link field
DVTBL $+1=$ High byte of link field
DVTBL $+2=$ Device number ..... ;DVTBL $+4=\mathrm{High}$ byte of device initialization
DUTBL $+5=5$ Law byte of input status routineDVTBL $+6=$ High byte of input status routineDVTBL $+7=$ Low byte of input 1 byte routineDVTBL $+8=$ High byte of input 1 byte routineDVTBL $+9=$ Low byte of input $N$ bytes routineDUTBL $+10=$ High byte of input $N$ bytes routine
пUTBL $+3=$ Low byte of device initialization;;DVTBL $+11=$ Low byte of output status routineIVTBL $+12=$ High byte of output status routineDVTBL $+13=$ Low byte of cutput 1 byte routineDVTBL $+14=$ High byte of output 1 byte routineDVTBL $+15=$ Low byte of output $N$ bytes routine;
DVTBL $+16=$ High byte of output $N$ bytes routine;
Entry: Register IX = Base address of IGCB ..... ;;
Register $A=$ For write 1 byte, contains the ..... ;
Register $A=$ Copy of the IOCB status byte
Exit:
Exit: ..... ;Except contains the data forread 1 byte (no buffer is used)
data (no buffer is used) ..... ;;
Status byte of IOCB is 0 if the operation was ..... ; ..... ;
completed successfully; otherwise, it contains ..... ;
the error number. ..... ;
Status value Description ..... ;;
No errors 0 ..... ;
1 Bad device number ..... ;
2 Bad operation number ..... ;
3
Input data available or output ..... ;
device ready ..... ;
254

Buffer too small for CP/M BDOS function 10 (Read Console Buffer)
Registers used: AF,BC, DE,HL,IX;
;
Time: 270 cycles minimum plus 90 cycles for each ..... ;
device in the list which is not the requested ..... ;
device ..... ;
Size: Pragram 89 bytes;
Data 3 bytes ..... ;


IOHDLR:
LD (BIATA), A SAVE LIATA BYTE FOR WFITE 1 BYTE
; INITIALIZE STATUS EYTE TO ZERD (NO ERRORS)
LII (IX+IOCEST), NOERF ;STATUS = NO ERRORS
; CHECK THAT OPERATION IS VALII
LII A, (IX+IOCEBF) ;GET GPERATIUN NUMEER FROM IQCE
LI B,A :SAVE OPERATION NLMBER
C: NUMGP ;IS GPERATION NUMEER WITHIN LIMIT?
JR NC, BADOP ; IUMP IF OPERATION NIMBER TOO LARGE
; SEARCH DEVICE LIST FOR THIS DEVICE
; $C=$ IOCB DEVICE NLIMBER
; $\mathrm{HE}=\mathrm{FOINTER}$ TO DEVICE LIST
LD $C,(I X+I$ OCBDN $) \quad ; C=I D C B$ DEVICE NUMBER
LII LIE, (LVLST) ;DE = FIRST ENTRY IN DEVICE LIST
;DE = POINTER TO DEVICE LIST
; $\mathrm{B}=\mathrm{OPERATION}$ NUMEER
; C = REQUESTED DEVICE NLIMBER
SRCHLP:

| ;CHECK IF AT END OF LIEVICE LIST (LINK FIELI = OOOO) |  |  |
| :--- | :--- | :--- |
| LD | $A, D$ | TTEST LINK FIELD |
| OR | $E$ |  |
| IR | $Z, B A L I D N ~$ | BRANCH IF NO MORE DEVICE ENTRIES |



; ROUTINE: INITDL
; PURFOSE: INITIALIZE [IEVICE LIST TO EMPTY
;ENTRY: NONE
;EXIT: DEVICE LIST SET TO NO ITEMS
; REGISTERS USED: HL


## INITDL:

```
; INITIALIZE IEVICE LIST HEADEF TO O TO INDICATE NG LEVICES
LD HL,O ;HEADEF = O \EMFTY LIST)
LD ([IVLST),HL
RET
```


; ROUTINE: ADIIDL
; PURFGSE: ADID DEVICE TO DEVICE LIST
;ENTRY: REGISTER HL = ADMRESS OF DEVICE TAELE ENTRY
;EXIT: LEVICE ALIDED TG LEVICE LIST
; REGISTERS USEL: DE

ADIDLL:

; LHARACTER EOUATES

| CR | E®u1 | OLIH | ; CAFFIAGE FETURN CHARAC:TEF |
| :---: | :---: | :---: | :---: |
| LF | EQU | OAH | ; LINE FEED CHARAITER |
|  | ; CF/ | Equates |  |
| ELOS | EQU | 0005 H | ; ALDRESS OF CF/M ELIS ENTFY FOINT |
| GINP | EQ! | 1 | ; BLIS CONSOLE INFUT FIINETIDN |
| COUTF | EQu | 2 | ; EDOS CONSOLE OUITFUT FLINC:TION |
| LOUTP | EQU | 5 | ; ELOS LIST IUTFUT FINCTION |
| FCEUF | EQU | 10 | ; ELIS REAL CONEOLE EIIFFER FUNCTION |
| CETAT | EQU | 11 | ; BDOS CONSOLE STATIS FINCTION |

SC10L:

: SET UP CONSOLE AS DEVICE 1 AND INITIALIZE IT

```
    LI HL,CONDV ;PGINT TO CONEQLE LIEVICE ENTFY
    EALL ADDDL ;ADD CONSOLE TO DEVICE LIST
    LI (IX+IOCBOF), INIT ;INITIALIZE OFEFATION
    LD (IX+IOCBLIN), 1 ;DEVICE NUMEER = 1
    CALL IOHDLR FINITIALIZE CONEOLE
    :SET UF PRINTER AS DEVICE 2 AND INITIAL.IZE IT
LI HL,FRTDV ;POINT TO PRINTER [IEVICE ENTRY
EALL ANDDL ;ADD PRINTER TO DEVIEE LIST
LI (IX+IGCEOF), INIT ; INITIALIZE GFERATION
LD (IX+IOCBLIN),2 ;DEVILEE NUMEER = 2
CALL IOH[ILR ;INITIALIZE PRINTER
    : LOOF READING LINES FROM CONSOLE, AND ECHDING THEM TO
    ; CONSGLE ANL FFINTER UNTIL A ELANK LINE IS ENTERED
TSTLF:
    LII (IX+IOCBLN), 1 ; DEVICE NUMEER = 1 (CONSOLE)
    LII (IX +IDCBOP), RNEYTE ; DPERATION IS READ N EYTES
    LII HL.LENEUF
    LD (IOCB+IOCBBL),HL ;SET EUFFER LENGTH TO LENBUF
    CALL. IOHILRF ;REAI A LINE
    ;OUTFUIT LINE FEED TO CONGOLE
    LII (IX+IOCEOF), WIEYTE ; OFERATION IS WRITE 1 BYTE
    LI A,LF ;CHARACTER IS LINE FEED
    CALL IGHDLF ;WFITE 1 EYTE (LINE FEED)
    ;ECHO LINE TO DEVICE 1 AND 2
    LI A,1
    CALL ECHO ;ECHO LINE TO DEVICE 1
    LD A,2
    CALL ECHO ;ECHO LINE TO IEVICE 2
    :STOF IF LINE LENBTH IS O
LII HL,(IOCB+IOCEEL.) ;GET LINE LENGTH
LI A,H ;TEST LINE LENGTH
OR L
UF NZ,TSTLF ;CONTINUE IF LENGTH NOT ZEFO
IR SCIOD ;AGAIN
ECHO:
; OUTPIIT LINE
LD (IX +IOCEDN), A : EET LIEVICE NUMEEF IN IOCE ; NOTE THAT ECHO WILL SEND A LINE ; TO ANY DEVICE. THE LIEVICE NUMEER ; IS IN THE ACCLIMLILATOR
LI (IX+IOCEOF), WNEYTE ; SET OFERATION TO WRITE N EYTES
CALL IOHDLR ; WRITE N BYTES
; OUTFUT C:ARRIAGE RETURN/LINE FEED
LD (IX + IGCEOF), WIBYTE ; SET OPERATION TO WRITE 1 EYTE
LI A,CR ;CHARACTER IS CARRIAGE RETURN
CALL IOHDLR ; WRITE 1 BYTE
LI A,LF :CHARAC:TER IS LINE FEED
CALL IOHDLR ; WRITE 1 BYTE
```



## -CONSOLE REALI 1 EYTE

FUSH IX
LD E,CIN
CALL ELDE
FOF IX
RET
; SAVE IX
; BDOS CONGOLE INFUT FUNCTION
; READ 1 BYTE FFOM COISOLE ; RESTORE IX
; CONSOLE READ N BYTES
; READ LINE USING BDOS REAI CONSOLE BUFFER FUNCTION
; BLOE REAL LONSOLE EUFFER FINCTION ISES THE FOLLOWING BUFFER FORMAT:
; BYTE O: BUFFER LENGTH (MAXIMUM NUMEER OF CHARACTERS)
; BYTE 1: NLIMBER OF CHARACTERS READ (LINE LENGTH)
; BYTES 2 CIN: ACTUAL CHARAETERS
PUSH IX : SAVE EASE ADLRESS OF IOCE
LII A, (IX+IOCBEL) ;GET EUFFER LENGTH
SUB 3 BLIFFER MUST EE AT LEAST 3 CHARACTERS ; TO ALLOW FOR MAXIMLIM LENGTH AND COUNT
; ISED BY BDOS READ CONSOLE BUFFER
IF NC, CINN1 ; JUMP IF BUFFER LGNG ENGIUGH
LD (IX+IOCBST), EUFERR : SET ERROR STATLS - ELIFFER TOO SMALL
RET
CINN1: INC: A
; ADI ONE BACK TO DETERMINE HOW MUCH ; SPACE IS AVAILAEIEE IN BUFFER FOR DATA
LI E, (IX+IOCEBA)
LD $\quad \mathrm{I},(I X+I \operatorname{OCBEA}+1)$
FUSH DE ; SAVE BUFFER ADIDRESS
LD (DE), A :SET MAXIMIM LENGTH IN BUFFER
LD C, RCEUF ;BDOS READ CONGOLE BUFFER FUNCTION
CALL BDOS ;READ BIIFFER
; RETUFN NUMEER OF CHARACTERS READ IN THE IOCE
FQIF HL ;RESTORE EUIFFER ALILRESS
FOP IX ;RESTORE EASE ADNRESS OF IOCE
INC: HL ;FOINT TO NUMEER OF CHAFAC:TERS READ
LD A, (HL) ;GET NUMBER OF CHARACTERS FEAD
LD (IX+IOCEEL),A ;EET ELIFFER LENGTH IN ICICE
LII (IX+IOCEEL+1), 0 ; WITH UPPER EYTE $=0$
; MOVE LIATA TO FIRET EYTE OF EUFFER
; IRROPPING QVERHEAD (EUFFER LENGTH, LINE LENGTH)
; FETURNED BY EFFM. LINE LENGTH IS NOW IN THE IGCE
OR A ;TEST LINE LENGTH
FET Z ;RETURN IF LENGTH WAS O
LI C,A
LI B,O
LI II,H
LD E,L
INC: HL
DEC II
LLIR
GUE A
$; \mathrm{BC}=$ NLMMEER OF BYTES
; PGINT TO ETART OF EUFFER +1
; HL = GOURCE = FIRET EYTE OF IATA
; 2 EYTES BEYOND START
;DE = DESTINATION (FIFST BYTE OF EUFFER)
; MOVE DATA DUWN 2 BYTES IN BUFFER
; STATUS = NO ERRORS

```
    RET
    ; CONSOLE CIITFUT STATUS
COSTAT:
    LI A,DEVRIIY ;STATUS = ALWAYS REALIY TU GUITFUT
    RET
    ; CONSOLE GUIFUT 1 BYTE
COUT:
    FUSH IX ;SAVE IX
    LD C,COUTP ;BDOS CONSOLE DLITFUT OPERATION
    LI E,A ;E = CHAFAC:TEF
    EALL BDOS ;OUITPUT 1 BYTE
    FGF IX ;RESTGRE IX
    SUB A
    RET
    ;CONSOLE DUITFUT N BYTES
COIUTN:
    LI HL,COUTT ;HL FOINTE TO GUITFUT CHAFACTER ROUITINE
    GALL OUTN ;CALL DUITPIIT N EHARALTERS
    GUE A ;STATLIS = NO ERFIIRS
    RET
```



```
    ;PRINTER ROUITINES
```



```
    ;FRINTER INITIALIZE
FINIT:
    SUE A ;NOTHING TO LIO, RETLIRN NO ERRORE
    RET
    ;PRINTER OLITFUIT STATLIS
POSTAT:
    LI A,MEVRIYY ;STATUS = ALWAYS FEALIY TO GUIFUT
    RET
    ; FRINTEFR QUITFUT 1 EYTE
FOUTT:
    FUSH IX
    LD E,LOUITP
    LI E,A
    CALL BLDS
    FCIF IX
    SUB A
    RET
    ;PRINTER GUTFUT N EYTES
FOLITN:
    LD HL,FQUIT ;HL = ALINRESS OF GUTFUT FOUTINE
    CALL OUTN ; OUTPUT N CHARACTERS
    GLIE A
    RET
```



```
; ROUITINE: OUTN
;PURFOSE: OUITFUTT N CHARACTERS
;ENTRY: REGISTER HL = CHARACTER OUTFUTT SUBROUTTINE ADDRESS
; REGISTER IX = BASE ADLRESS OF AN IOCB
;EXIT: DIATA OUTFUT
; REGISTERS USED: AF,BC.,HL
```



```
GUTN:
; STORE ALLIRESS OF CHARAC:TER GUITFUT SUIBROUTINE
LD (COSR),HL ;SAVE ADDRESS
;GET NUMEER OF BYTES, EXIT IF LENGTH IS O
; BC = NUMBER OF BYTES
LD C,(IX+IOCEEL) ; BC = BUFFER LENGTH
LD B,(IX+IOCBBL+1)
LI A,E ;TEST EUFFER LENGTH
OR C
RET Z ;EXIT IF EUFFER EMPTY
; GET DUTPUT BUFFER ADNRESS FROM IOCB
; HL = EUJFFER ADLIRESS
LD L,(IX+IOCBEA) ;HL = BUFFER ADIRESS
LD H, (IX +IOCBEA+1)
QUTLP:
\begin{tabular}{|c|c|c|}
\hline LD & A, (HL) & \\
\hline FUSH & HL & ; SAVE EUFFEF PGINTER, COUNT \\
\hline PUSH & BC & \\
\hline CALL & DOEUE & ; OUITPUT CHARAC:TER \\
\hline POP & BC & ; RESTORE COUNT, BUIFFER POINTER \\
\hline FOP & HL & \\
\hline INC: & HL & ; FOINT TO NEXT CHARACTER \\
\hline DEC & BC. & ; DECREMENT AND TEST COUNT \\
\hline LD & A, B & \\
\hline OR & C & \\
\hline IR & NZ, OUITLF & ; CONTINUE UNT IL COIUNT \(=0\) \\
\hline RET & & \\
\hline LD & HL, (COER) & \\
\hline . IP & (HL) & ; GOTO ROUTINE \\
\hline LIW & 0 & ; ALIIRESS OF CHARAC:TER OUITFUT SUBROUTINE \\
\hline
\end{tabular}
END
```


## Initialize I/O Ports (IPORTS)

Initializes a set of I/O ports from an array of port device addresses and data values. Examples are given of initializing the common Z80 programmable I/O devices: CTC, PIO, and SIO.
This subroutine is a generalized method for initializing I/O sections. The initialization may involve data ports, data direction registers that determine whether bits are inputs or outputs, control or command registers that determine the operating modes of programmable devices, counters (in timers), priority registers, and other external registers or storage locations.

Tasks the user may perform with this routine include:

1. Assigning bidirectional $\mathrm{I} / \mathrm{O}$ lines as inputs or outputs
2. Initializing output ports
3. Enabling or disabling interrupts from peripheral chips
4. Determining operating modes, such as whether inputs are latched, whether strobes are produced, how priorities are assigned, whether timers operate continuously or only on demand, etc.
5. Loading starting values into timers and counters
6. Selecting bit rates for communications
7. Clearing or resetting devices that are not tied to the overall system reset line
8. Initializing priority registers or assigning

Registers Used: AF, BC, DE, HL
Execution Time: 22 cycles overhead plus $46+21 * \mathrm{~N}$ cycles for each port, where N is the number of bytes sent.
Program Size: 11 bytes plus the size of the table (at least 3 bytes per port plus 1 byte for a terminator)
Data Memory Required: None
initial priorities to interrupts or other operations
9. Initializing vectors used in servicing interrupts, DMA requests, and other inputs.

Procedure: For each port, the program obtains the number of bytes to be sent and the device address. It then sends the data values to the port using a repeated block output instruction. This approach does not depend on the number or type of devices in the I/O section. The user may add or delete devices or change the initialization by changing the array rather than the program. Each entry in the array consists of a series of byte-length elements in the following order:

1. Number of bytes to be sent to the port
2. 8-bit device address for the port
3. Data bytes in sequential order.

The array ends with a terminator that has 0 in its first byte.
Note that an entry may consist of an arbitrary number of bytes. The first element determines how many bytes are sent to the device address in the second element. The subsequent elements contain the data values. The terminator need consist only of a single 0 byte.

## Entry Conditions

Base address of initialization array in HL

## Exit Conditions

All data values sent to appropriate ports

## Example

1. Data: Array elements are

3 (number of bytes for port 1 )
Port 1 device address, first value, second value, third value
2 (number of bytes for port 2)
Port 2 device address, first value, second value
4 (number of bytes for port 3 )
Port 3 device address, first value, second value, third value, fourth value
0 (terminator)

Result: Three values sent to port 1's device address Two values sent to port 2's device address Four values sent to port 3's device address
;
$;$
;TitleInitialize I/O Forts
Name: IPOFTS
;
Furpose: Initialize $I / G$ ports from an array of port ..... ;
addresses and values ..... ;
Entry: Fiegister pair $H L=$ Ease address of array ..... ;
The array consists of byte-length elements ..... ,
in the following order: number of bytes to ..... ;
be sent to the port, port device address; data ..... ;
values for the port. This sequence is repeated ..... ;
for any number of ports. The array is terminated;
by an entry with 0 in the number of bytes. ..... ;
array $0=$ Number of bytes for this port ..... ;
array+1 = Fort device address ..... ;
array $+2=$ First value for this port ..... ;

- ..... ;
- ..... ;
array $+2+(N-1)=$ Last value for this port ..... ;
- ..... ;
- ..... ;
- ..... ;
Exit: None ..... ;
Fegisters used: $A F, B C, D E, H L$ ..... ;Time: 22 cycles overhead plus $46+(N * 21)$ eycles for;each port, where $N$ is the number of bytes sent;

;
; INITIALIZE
; ZEO ETC (FROIRAMMAELE TIMER/COUNTER)
; ZEO EIO (FROGRAMMAELE SERIAL INTERFACE)
; ZEO FIG (FROIGRAMMAELE FARALLEL INTERFACE)

|  | ; AREITRARY FORT ALILRESEES |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | ; | PORT | ASSIGNMENTS |  |  |  |
| CTCO | EQU | 70 H |  | ; C:TC | CHANNEL | 0 |
| CTE1 | EDU | 71 H |  | ; CTC | CHANNEL | 1 |
| CTCE | ESU | 72H |  | ; CTTE | CHANNEL | 2 |
| CTES | EQU | 73H |  | ; CTC | CHANNEL | 3 |


|  | ; SIO | FORT ASEIGNMENTS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SIOCAD | EDU | BOH | ; 510 | CHANNEL A | A IIATA |
| SIOCED | E0U | 81H | ; SIO | CHANNEL | E DATA |
| SIDCAS | EQU | 32H | \% SIO | CHANNEL A | A COMMANLIS/ETATUS |
| SIOCES | EOU | 83 H | ; SIO | CHANNEL | E COMMANDS/STATUS |
|  | ; PID | PGRT ASSIGNMENTS |  |  |  |
| PIGALI | EOU | OFOH | ; FIO | FORT A IIA | IATA |
| PIOBL | EQU | OF1H | ; PIO | PORT B IA | IATA |
| FIOAC: | EQU | OF2H | ; FIO | FORT A COL | COINTROL |
| PIOBC: | ESU | OF3H | ;PIO | PORT B COL | OONTROL |
|  | ; INTE | RRRUPT VECTORE |  |  |  |
| SIOIV | EQU | OCOH | ; 510 | INTERFIUPT | PT VECTOR |



| ; | RESET THE | EHANNEL |
| :---: | :---: | :---: |
| LIE | 00011000 E | ; SELECT WFITE REGISTER O |
|  |  | ; BITS 2,1,0 $=0$ (WRITE REGISTER 0) |
|  |  | ; EITS 5,4,3 = 011 (CHANNEL RESET) |
|  |  | ; EITS 7,6 $=0$ (DO NOT CARE) |
| ; | INITIALIZE | BAUII RATE CONTROL |
| ; | NO FARITY, | 2 STOP BITS, 16 TIMES CLOCK |
| DE | 00000100 E | ; SELECT WFITE REGISTER 4 |
| LB | 01001100 E | ; BIT $0=0$ (NO PARITY) |
|  |  | ; BIT $1=0$ (LION'T CARE) |
|  |  | ; BITS 3,2 211 (2 STOP EITS) |
|  |  | ; EITS 5,4 = OO (DON'T CARE) |
|  |  | ; BITS 7,6 = 01 (16 TIMES ELOCK) |

INITIALIZE RECEIVE CONTROL
3 BITS PER CHARAIGTER, ENAELE RECEIVER, NO AlITO ENABLE 00000011 B ; SELECT WRITE FEGISTER 3 11100001 B ;BIT $0=1$ (RECEIVE ENABLE)
; BITS 4,3,2,1 = 0 (LION'T CARE)
;BIT $5=0$ (NO AIITO ENABLE)
;BIT 7,6 = 11 (FECEIVE 8 BITS/CHAR)

INITIALIZE TRANSMIT CONTROL
8 EITS FER CHAFAC:TER, ENAELE TRANSMIT, NO BREAK OR CRC:
$00000101 E$; SELECT WRITE REGISTER 5
11101010 E ; EIT $O=0$ (NO CRC: ON TRANSMIT)
: EIT $1=1$ (REQUEST TO EEND)
; $\mathrm{BIT} 2=0$ ([ION'T EARE)
;BIT $\Xi=1$ (TRANEMIT ENAELE) ; EIT $4=0$ (DO NOT SEND EREAK) ; EITS $6,5=11$ (TRANSMIT 8 EITS/CHAF) ; EIT $7=1$ (DATA TEFMINAL READY)
; INITIALIZE INTERRLIFT CONTROL
RESET INTERRUPTS FIRET
ENAELE TRANSMIT INTERRUPT, RECEIVE INTERRUPTS ON ALL CHAFS NEITHER STATUS NOR PARITY EFRORS AFFEET INTEFRUFT VECTOR IO NOT CONTROL. THE WAIT/REAUY OUITFUT LINE
OOO10001B :SELECT WRITE REGISTER 1 AND ; RESET EXTEFNAL/STATUS INTERRUFTS
$00011010 \mathrm{~B} \quad ; \mathrm{BIT} 0=0$ (NO EXTERNAL INTERRUFTE) \#BIT $1=1$ (ENAELE TRANSMIT INTERRUPT) ; BIT $2=0$ 〔STATUS LOES NOT AFFECT ; VECTOR)
;BITS 4,3 = 11 \&REREIVE INTERRUPTS ON ; ALL CHAFG, FARITY DOES NOT ; AFFECT VEGTOR) ; BITS 7,6,5 = OOO (NO WAIT/FEALY ; FIINETION.

```
;
LIB
LE
LE
```

TRANSMIT A NULL EYTE TO ETAFT INTERFUFT FRORESEING 1 ; IUTFIUT 1 EYTE SIOC:AII ;DESTINATION IS CHANNEL A DATA 0 ; NLILL CHARACTER (OO HEX)


## Delay Milliseconds (DELAY)

Provides a delay of between 1 and 256 milliseconds, depending on the parameter supplied. A parameter value of 0 is interpreted as 256 . The user must calculate the value CPMS (cycles per millisecond) to fit a particular computer. Typical values are 2000 for a 2 MHz clock, 4000 for a 4 MHz clock, and 6000 for a 6 MHz clock.

Procedure: The program simply counts down register B for the appropriate amount of time as determined by the user-supplied constant. Extra

Registers Used: AF
Execution Time: 1 ms * (A)
Program Size: 51 bytes
Data Memory Required: None
Special Case: $(\mathrm{A})=0$ causes a delay of 256 ms
instructions account for the CALL instruction, RET instruction, and routine overhead without changing anything.

## Entry Conditions

Number of milliseconds to delay (1 to 256) in A

## Exit Conditions

Returns after the specified delay with $(A)=0$

## Example

1. | Data: | $(\mathrm{A})=$ number of milliseconds $=2 \mathrm{~A}_{16}\left(42_{10}\right)$ |
| ---: | :--- |
| Result: | Software delay of $2 \mathrm{~A}_{16}$ milliseconds, with <br> proper CPMS supplied by user |



RET $\quad ; 10$ CYCLES

;ROUTINE: DLY
; FURPGSE: dELAY ALL BUT LAST MILLISECOND
;ENTRY: REGISTER A $=$ TOTAL NUMEER OF MILLISECONIS
;EXIT: delay all buit last milliseconn
; REGISTERS USED: AF,ED., HiL

ILY:

| DEC: | A | ; 4 CYCLEES |  |  |  |  | CYELES) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RET | Z | ; 5 CYCLES | (RETIIFN | WHEN | LIOINE | 1 |  |
| LII | $\mathrm{E},+($ CFMS/50)-1 | ; 7 CYCLES |  |  |  |  |  |
|  |  |  |  |  |  |  |  |

DLP:

|  | JF | DLY1 | ; 10 CYCLES |
| :---: | :---: | :---: | :---: |
| DLY1: | .JP | [LY2 | ; 10 CYCLES |
| [LYY2: | JF' | DLY3 | ; 10 CYCLES |
| DLY3: | ADD | A, 0 | ; 7 cYCLES |
|  | [IJNZ | ILP | ; 13 CYCLES |
|  |  |  | ; |
|  |  |  | ; 50 C:YCLES |
|  | ; EXIT | IN 34 CYCLES |  |
|  | JF' | [LY4 | ; 10 CYCLES |
| DLY4: | JP | DLYS | ; 10 CYCLES |
| ILY5: | NOP |  | ; 4 CYCLES |
|  | IF | DLY | ; 10 CYCLES |
|  |  |  | ; 34 cycles |



# Unbuffered Input/Output Using an SIO (SINTIO) 

Performs interrupt-driven input and output using an SIO and single-character input and output buffers. Consists of the following subroutines:

1. INCH reads a character from the input buffer.
2. INST determines whether the input buffer is empty.
3. OUTCH writes a character into the output buffer.
4. OUTST determines whether the output buffer is full.
5. INIT initializes the SIO, the interrupt vectors, and the software flags. The flags are used to manage data transfers between the main program and the interrupt service routines.

The actual service routines are

1. RDHDLR responds to the input interrupt by reading a character from the SIO into the input buffer.
2. WRHDLR responds to the output interrupt by writing a character from the output buffer into the SIO.

## Procedures

1. INCH waits for a character to become available, clears the Data Ready flag (RECDF), and loads the character into the accumulator.
2. INST sets Carry from the Data Ready flag (RECDF).
3. OUTCH waits for the output buffer to empty, stores the character in the buffer, and sets the Character Available flag (TRNDF). If no output interrupt is expected (i.e., the interrupt

## Registers Used:

1. INCH: AF
2. INST: AF
3. OUTCH: AF
4. OUTST: AF
5. INIT: AF, BC, HL, I

## Execution Time:

1. INCH: 72 cycles if a character is available
2. INST: 27 cycles
3. OUTCH: 150 cycles if the output buffer is not full and an output interrupt is expected; 75 additional cycles to send the data to the SIO if no output interrupt is expected.
4. OUTST: 27 cycles
5. INIT: 618 cycles
6. RDHDLR: 82 cycles
7. WRHDLR: 160 cycles

Program Size: 202 bytes
Data Memory Required: 5 bytes anywhere in RAM for the received data (address RECDAT), Receive Data flag (address RECDF), transmit data (address TRNDAT), Transmit Data flag (address TRNDF), and Output Interrupt Expected flag address OIE)
has been reset because it occurred when no data was available), OUTCH sends the data to the SIO immediately.
4. OUTST sets Carry from the Character Available flag (TRNDF).
5. INIT clears the software flags, sets up the interrupt vectors, and initializes the SIO by placing the appropriate values in its control registers. See Subroutine 10E for more details about initializing SIOs.
6. RDHDLR reads the data, saves it in the input buffer, and sets the Data Ready flag (RECDF).
7. WRHDLR determines whether data is available. If not, it simply resets the output interrupt. If data is available, the program sends it to the SIO and clears the Character Available flag (TRNDF).

The special problem here is that an output interrupt may occur when no data is available. It cannot be ignored or it will assert itself indefinitely, causing an endless loop. The solution is simply to reset the SIO's transmit interrupt without sending any data.

But now a new problem arises when output data becomes available. That is, since the interrupt has been reset, it obviously cannot inform the system that the SIO is ready to transmit. The solution is to have a flag that indicates (with a 0 value) that the output interrupt has occurred without being serviced. This flag is called OIE (Output Interrupt Expected).

The initialization routine clears OIE (since the SIO surely starts out ready to transmit). The output service routine clears it when an output interrupt occurs that cannot be serviced (no data is available) and sets it after sending data to the SIO (in case it might have been cleared). Now the output routine OUTCH can check OIE to determine whether an output interrupt is expected. If not, OUTCH simply sends the data immediately.

Note that an SIO interrupt can be reset without actually sending any data. This is not possible with a PIO (see Subroutine 11 B), so the procedure there is slightly different.

Unserviceable interrupts occur only with output devices, since input devices always have data ready to transfer when they request service. Thus, output devices cause more initialization and sequencing problems in interrupt-driven systems than do input devices.

## Entry Conditions

1. INCH: none
2. INST: none
3. OUTCH: character to transmit in A
4. OUTST: none
5. INIT: none

## Exit Conditions

1. INCH: character in A
2. INST: Carry $=0$ if input buffer empty, 1 if full
3. OUTCH: none
4. OUTST: Carry $=0$ if output buffer empty, 1 if full
5. INIT: none

;
; ; ; ;
INST
No parameters
OUTCHRegister $A=$ character to transmit
OUTST
No parameters
INIT
No parameters
Exit: INCH
INST
Carry $=0$ if input buffer is empty,1 if character is available
OUTCH
No parameters
OUTST
Carry $=0$ if output buffer is not
full, 1 if it is full
INIT
No parameters
Registers used: INCH - AFINST - AFQUTCH - AFQUTST - AF
INIT - AF, BC, HL, I
Time: INCH72 cycles if a character is availableINST
27 cycles
Purpose:No parametersNC. HRead a character
INSTDetermine input status (whether inputbuffer is empty)
OUTCH
Write a character
QUTSTDetermine output status (whether outputbuffer is full)
INIT
Initialize $S I O$ and interrupt system
INCHperform-interrupt driven input and output using
an SIO.
Register $A=$ character
```
                    OUTCH
                and output interrupt is expected
QUTST
                                2 7 \text { cycles}
INIT
        G18 cycles
RDHDLR
        82 cycles
WRHDLR
        160 cycles
    Size: }\begin{array}{ll}{\mathrm{ Program 202 bytes}}\\{}&{\mathrm{ Data bytes}}
    Size: }\begin{array}{ll}{\mathrm{ Program 202 bytes}}\\{}&{\mathrm{ Data bytes}}
    ;SIO EQUATES
    ; SIO IS PROGRAMMED FOR:
        ASYNCHRONOUS OPERATION
        16 X BAUD RATE
        8-BIT CHARACTERS
        1 1/2 STOP BITS
;ARBITRARY SIO PORT ADDRESSES
SIOCAD
SIOCBD
SIOCAS
SIOCBS ERU 1FH
SIOIV EQU 8000H
SIOWV EQU SIOIV+8
SIOEV EQU SIOIV+10
SIORV EQU SIOIV+12
SIOSV EQU SIOIV+14
EQU 1CH ;SIO CHANNEL A DATA
EQU 1EH ;SIO CHANNEL B DATA
EQU 1DH ;SIO CHANNEL A COMMANDS/STATUS
                                ; SIO CHANNEL A COMMANDS/STAAUSS
                                    ; INTERRUPT VECTOR
                                    ;SIO CHANNEL A WRITE INTERRUPT VECTOR
                                    ;SIO CHANNEL A EXTERNAL/STATUS INTERRUITT
                                    ; VECTOR
                                    ;SIO CHANNEL A READ INTERRUPT VECTOR
                                    ; SIO CHANNEL A SPECIAL RECEIVE INTERRUPT
                                    ; VECTOR
; READ CHARACTER
INCH:
CALL INST
JR NC, INCH
DI
sub
                        A
LD (RECDF),A
LD A,(RECDAT) ;GET CHARACTER FROM INPUT BUFFER
EI
```

```
;GET INPUT STATUS
```

;GET INPUT STATUS
; WAIT IF NO CHARACTER AVAILABLE
; WAIT IF NO CHARACTER AVAILABLE
;DISABLE INTERRUPTS
;DISABLE INTERRUPTS
; INDICATE INPUT BUFFER EMPTY
; INDICATE INPUT BUFFER EMPTY
;ENABLE INTERRUPTS
;ENABLE INTERRUPTS
RET
;RETURN INPUT STATUS (CARRY = 1 IF INPUT DATA IS AVAILABLE)
INST:

| LD | A, (RECDF) |
| :--- | :--- |
| RRA | GET DATA READY FLAG |
|  | ;SET CARRY FROM DATA READY FLAG |
|  | ; IF CARRY $=1$, CHARACTER IS AVAILABLE |

RET
; WRITE CHARACTER

```
PUSH AF ;SAVE CHARACTER TO WRITE
; WAIT FOR CHARACTER BUFFER TO EMPTY, THEN STORE NEXT CHARACTER WAI TOC:

CALL OUTST ;GET OUTPUT STATUS
IR C,WAITOC ; WAIT IF OUTPUT BUFFER IS FULL
DI ;DISABLE INTERRUPTS WHILE LOOKING AT
; SOFTWARE FLAGS
POP AF ;GET CHARACTER
LD (TRNDAT), A ;STORE CHARACTER IN OUTPUT BUFFER
LD A, OFFH :INDICATE OUTPUT BUFFER FULL
LD (TRNDF), A
LD A, (OIE) ;TEST OUTPUT INTERRUPT EXPECTED FLAG
OR A
CALL \(Z\),OUTDAT ; OUTPUT CHARACTER IMMEDIATELY IF
; NO OUTPUT INTERRUPT EXPECTED
; ENABLE INTERRUPTS
EI
RET
; OUTPUT STATUS (CARRY \(=1\) IF OUTPUT BUFFER IS FULL)
QUTST:
LD A, (TRNDF) ;GET TRANSMIT FLAG
RRA ; SET CARRY FROM TRANSMIT FLAG
RET ; CARRY \(=1\) IF BUFFER FULL
;INITIALIZE INTERRUPT SYSTEM AND SIO
INIT:
; DISABLE INTERRUPTS FOR INITIALIZATION
; INITIALIZE SOFTWARE FLAGS
SUB A
\begin{tabular}{lll} 
LD & (RECDF), A & ;NO INPUT DATA AVAILABLE \\
LD & (TRNDF), A & ;OUTPUT BUFFER EMPTY \\
LD & (OIE),A & ;NO OUTPUT INTERRUPT EXPECTED \\
& & SIO IS READY TO TRANSMIT INITIALLY
\end{tabular}
; INITIALIZE INTERRUPT VECTORS
LD A,SIOIV SHR 8 ;GET INTERRUPT PAGE NUMBER
LD I,A ;SET INTERRUPT VECTOR IN Z8O
IM 2 INTERRUPT MODE 2 - VECTORS IN TABLE
; ON INTERRUPT PAGE
; STORE READ VECTOR (INPUIT INTERRUPT)
\begin{tabular}{lll} 
LD & \(H L, R D H D L R\) \\
LD & (SIORV),HL
\end{tabular}\(\quad\);STORE READ VECTOR (INPUT INTERRUPT)

LD HL,WRHDLR ; STORE WRITE VECTOR (OUTPUT INTERRUPT)
LD (SIOWV),HL
LD HL,EXHDLR ;STORE EXTERNAL/STATUS VECTOR
LD (SIOEV), HL
LD HL,REHDLR ; STORE RECEIVE ERROR VECTOR
LD (SIOSV),HL
; INITIALIZE SIO
LD HL,SIOINT FGET BASE OF INITIALIZATION ARRAY
CALL IPORTS
;INITIALIZE SIO
EI
; ENABLE INTERRUPTS
RET

```

    PQP AF ; WAS DETECTED
    RETI :SERVICE HERE IF NECESSARY
    ; SPECIAL RECEIVE ERROR INTERRUPT
    REHDLR:
PUSH AF
LD A,00110000B ;RESET RECEIVE ERROR INTERRUPT
OUT (SIOCAS),A
EI :FRAMING ERROR OR OVERRUN ERROR
POP AF ; OCCURRED
RETI ; SERVICE HERE IF NECESSARY

```

```

    ;ROUTINE: OUTDDAT
    ;PURPOSE: SEND CHARACTER TO SIO
    ;ENTRY: TRNDAT = CHARACTER
    ;EXIT: NONE
    ;REGISTERS USED: AF
    ```

```

QUTDAT:
LD A, (TRNDAT) ;GET IATA FROM OUTPUT BUFFER
QUT (SIOCAD).A :SEND DATA TO SIO
SUB A ; INDICATE OUTPUT BUFFER EMPTY
LD (TRNDF),A
DEC A INDICATE OUTPUT INTERRUPT EXPECTED
LD (OIE),A ; OIE = FF HEX
RET

```

```

    ;ROUTINE: IPORTS
    ;PURPOSE: INITIALIZE I/O PORTS
    ;ENTRY: HL = BASE ADDRESS OF INITIALIZATION ARRAY
    :EXIT: DATA OUTPUT TO PORTS
    ;REGISTERS USED: AF,BC,HL
    ```

```

IPORTS:
;GET NUMBER OF DATA BYTES TO SEND TO CURRENT PORT
\#EXIT IF NUMBER OF BYTES IS O, INDICATING TERMINATOR
LD A,(HL) ;GET NUMBER OF BYTES
OR A ;TEST FOR ZERO (TERMINATOR)
RET Z ; RETURN IF NUMBER OF BYTES = 0
LD B,A
INC. HL ;POINT TO PORT ADDRESS (NEXT BYTE)
:C = PORT ADDRESS
;HL = BASE ADDRESS OF OUTPUT DATA
LD C,(HL) ;GET PORT ADDRESS
INC HL ;POINT TO FIRST DATA VALUE (NEXT BYTE)
;OUTPUT DATA AND CONTINUE TO NEXT PORT
OTIR ;SEND DATA VALUES TO PORT
IR IPORTS :CONTINUE TO NEXT PORT ENTRY
:SIO INITIALIZATION DATA

```
\begin{tabular}{ll}
; RESET & CHANNEL A \\
DB & 1 \\
DB & SIOCAS \\
DB & \(00011000 B\)
\end{tabular}
```

: OUTPUT 1 BYTE
;DESTINATION IS CHANNEL A COMMAND/STATUS
; SELECT WRITE REGISTER O
; BITS 2,1,0=0 (WRITE REGISTER O)
;BITS 5,4,3 = 011 (CHANNEL RESET)
;BITS 7,6 = 0 (DO NOT CARE)

```
; SET INTERRUPT VECTOR AND ALLOW STATUS TO AFFECT IT
DB 4 : OUTPUT 2 BYTES
DB SIOCBS ;DESTINATION IS COMMAND REGISTER B
DB OOOOOO10B :SELECT WRITE REGISTER 2
DB SIOIV AND OFFH ; SET INTERRUPT VECTOR FOR SIO
DB OOOOOOO1B :SELECT WRITE REGISTER 1
DB OOOOO100B ;ALLOW STATUS TO AFFECT VECTOR
; INITIALIZE CHANNEL A
\begin{tabular}{lll}
DB & 8 & : OUTPUT 8 BYTES \\
DB & SIOCAS & DESTINATION IS COMMAND REGISTER A
\end{tabular}
; INITIALIZE BAUD RATE CONTROL
DB OOO10100B :SELECT WRITE REGISTER 4
; RESET EXTERNAL/STATUS INTERRUPT
DB OIOO1000B \(\quad\) BIT \(0=0\) (NO PARITY)
    ;BIT \(1=0\) (DON'T C.ARE)
    : BITS \(3.2=10\) (1 \(1 / 2\) STOP BITS)
    ;BITS 5,4 = 00 (DON \({ }^{\text {B T CARE) }}\)
    ;BITS 7,6 \(=01\) ( 16 TIMES CLOCK)
; INITIALIZE RECEIVE CONTROL
\begin{tabular}{lll} 
DB & 00000011 B & ;SELECT WRITE REGISTER 3 \\
DB & 11000001 B & ;BIT \(0=1\) (RECEIVE ENABLE) \\
& & ;BITS \(4,3,2,1=0\) (DON'T CARE) \\
& & BIT \(5=0\) (NO AUTO ENABLE) \\
& & BIT \(7,6=11\) (RECEIVE 8 BITS/CHAR)
\end{tabular}
; INITIALIZE TRANSMIT CONTROL
DB OOOOO101B ;SELECT WRITE REGISTER 5
DB 11101010 B ;BIT \(0=0\) (NO CRC ON TRANSMIT)
;BIT \(1=1\) (REQUEST TO SEND)
;BIT \(2=0\) (DON'T CARE)
; BIT \(3=1\) (TRANSMIT ENABLE)
;BIT \(4=0\) (DO NOT SEND BREAK)
; BITS \(6,5=11\) (TRANSMIT 8 BITS/CHAR)
; BIT \(7=1\) (DATA TERMINAL READY)
; SELECT WRITE REGISTER 1
:BIT \(0=1\) (EXTERNAL INTERRUPTS)
;BIT \(1=1\) (ENABLE TRANSMIT INTERRUPT)
;BIT \(2=0\) (DO NOT CARE)
;BITS 4,3 = 11 (RECEIVE INTERRUPTS ON
; ALL CHARS, PARITY DOES NOT AFFECT
: VECTOR)
;BITS 7,6,5 = 000 (NO WAIT/READY
; FUNCTION)


\title{
11A UNBUFFERED INPUT/OUTPUT USING AN SIO (SINTIO)
}

\section*{CALL OUTCH \\ : ELSE ECHO CHARACTER ; AND CONTINUE}

\section*{DONE: \\ JP LOOP}

END

\title{
Unbuffered Input/Output Using a PIO (PINTIO)
}

Performs interrupt-driven input and output using a PIO and single-character input and output buffers. It consists of the following subroutines:
1. INCH reads a character from the input buffer.
2. INST determines whether the input buffer is empty.
3. OUTCH writes a character into the output buffer.
4. OUTST determines whether the output buffer is full.
5. INIT initializes the PIO, the interrupt vectors, and the software flags. The flags are used to manage data transfers between the main program and the interrupt service routines.

The actual service routines are
1. RDHDLR responds to the input interrupt by reading a character from the PIO into the input buffer.
2. WRHDLR responds to the output interrupt by writing a character from the output buffer into the PIO.

\section*{Procedures}
1. INCH waits for a character to become available, clears the Data Ready flag (RECDF), and loads the character into the accumulator.
2. INST sets Carry from the Data Ready flag (RECDF).
3. OUTCH waits for the output buffer to empty, stores the character in the buffer, and sets the Character Available flag (TRNDF). If no output interrupt is expected (i.e., the interrupt

\section*{Registers Used:}
1. INCH: AF
2. INST: AF
3. OUTCH: AF
4. OUTST: AF
5. INIT: AF, BC, HL, I

\section*{Execution Time:}
1. INCH: 72 cycles if a character is available
2. INST: 27 cycles
3. OUTCH: 150 cycles if the output buffer is not full and an output interrupt is expected; 93 additional cycles to send the data to the PIO if no output interrupt is expected.
4. OUTST: 27 cycles
5. INIT: 377 cycles
6. RDHDLR: 82 cycles
7. WRHDLR: 178 cycles

Program Size: 166 bytes
Data Memory Required: 5 bytes anywhere in RAM for the received data (address RECDAT), Receive Data flag (address RECDF), transmit data (address TRNDAT), Transmit Data flag (address TRNDF), and Output Interrupt Expected flag (address OIE)
has been disabled because it occurred when no data was available), OUTCH sends the data to the PIO immediately.
4. OUTST sets Carry from the Character Available flag (TRNDF).
5. INIT clears the software flags, sets up the interrupt vectors, and initializes the PIO by loading its control registers and interrupt vector. See Chapter 1 and Subroutine 10E for more details about initializing PIOs.
6. RDHDLR reads the data, saves it in the input buffer, and sets the Data Ready flag (RECDF).
7. WRHDLR determines whether data is available. If not, it simply disables the output (PIO port B ) interrupt. If data is available, WRHDLR sends it to the PIO and clears the Character Available flag (TRNDF).

The special problem here is that an output interrupt may occur when no data is available. It cannot simply be ignored or it will assert itself indefinitely, causing an endless loop. The solution is simply to disable the output interrupt from PIO port B.

But now a new problem arises when output data becomes available. That is, since the interrupt has been disabled, it obviously cannot inform the system that the output device is ready for data. The solution is to have a flag that indicates (with a 0 value) that the output interrupt has occurred without being serviced. This flag is called OIE (Output Interrupt Expected).

The initialization routine clears OIE (since the output device surely starts out ready for data). The output service routine clears it when an output interrupt occurs that cannot be serviced (no data is available) and sets it after sending data to the PIO (in case it might have been cleared). Now the output routine OUTCH can check OIE to determine whether an output interrupt is expected. If not, OUTCH simply sends the data immediately.

Note that a PIO interrupt cannot be cleared without actually sending any data. This is possible with an SIO (see Subroutine 11A), so the procedure there is slightly different.

Unserviceable interrupts occur only with output devices, since input devices always have data ready to transfer when they request service. Thus, output devices cause more initialization and sequencing problems in interrupt-driven systems than do input devices.

\section*{Entry Conditions}
1. INCH: none
2. INST: none
3. OUTCH: character to transmit in A
4. OUTST: none
5. INIT: none

\section*{Exit Conditions}
1. INCH : character in A
2. INST: Carry \(=0\) if input buffer empty, 1 if full
3. OUTCH: none
4. OUTST: Carry \(=0\) if output buffer empty, 1 if full
5. INIT: none



\section*{WAITOC:}

CALL OUTST
JR C.WAITOC
DI
POP AF
LD (TRNDAT),A ; STORE CHARACTER IN OUTPUT BUFFER
LD A, OFFH ; INDICATE OUTPUT BUIFFER FULL
LD (TRNDF).A
LD A, (OIE) ;TEST OUTPUT INTERRUPT EXPECTED FLAG
OR A
CALL Z,OUTDAT ; OUTPUT CHARACTER IMMEDIATELY IF ; NO OUTPUT INTERRUPT EXPECTED ; ENABLE INTERRUPTS
EI
RET
; OUTPUT STATUS (CARRY = 1 IF OUTPUT BUFFER IS FULL)
OUTST:
LD A, (TRNDF) ;GET TRANSMIT FLAG
RRA :SET CARRY FROM TRANSMIT FLAG
RET ; CARRY = 1 IF OUTPUT BUFFER FULL
; INITIALIZE PIO AND INTERRUPT SYSTEM
INIT:
DI
;DISABLE INTERRUPTS
; INITIALIZE software flags
SUB A
LD (RECDF),A ; NO INPUT DATA AVAILABLE
LD (TRNDF),A ;OUTPUT BUFFER EMPTY
LD (OIE),A ;NO OUTPUT INTERRUPT EXPECTED ; DEVICE IS READY INITIALLY
: INITIALIZE INTERRUPT VECTORS
LD A, INTRPV SHR 8 ;GET HIGH BYTE OF INTERRUPT PAGE
LD I,A ;SET INTERRUPT VECTOR IN Z8O
IM 2 ; INTERRUPT MODE 2 - VECTORS IN TABLE : ON INTERRUPT PAGE
LD HL,RDHDLR ; STORE READ VECTOR (INPUT INTERRUPT)
LD (PIOIVA),HL
LD HL,WRHDLR ; STORE WRITE VECTOR (OUTPUT INTERRUPT)
LD (PIOIVB),HL

LD HL,PIOINT ;BASE ADDRESS OF INITIALIZATION ARRAY
; INITIALIZE PIO
CALL IPORTS ;INITIALIZE PIO
EI
; ENABLE INTERRUPTS
RET
; INPUT (READ) INTERRUPT HANDLER
RDHDLR:
PUSH AF
\begin{tabular}{lll} 
IN & A, (PIOAD) & ;READ DATA FROM PIO \\
LD & (RECDAT),A & ;SAVE DATA IN INPUT BUFFER
\end{tabular}
```

LD A,OFFH ; INDICATE INPUT DATA AVAILABLE
LD (RECDF),A
POP AF
EI
; OUTPUT (WRITE) INTERRUPT HANDLER
WRHDLR:

| PUSH | AF |  |
| :--- | :--- | :--- |
| LD | A, (TRNDF) | ;GET DATA AVAILABLE FLAG |
| RRA |  |  |
| JR | NC, NODATA | ;UMP IF NO DATA TO TRANSMIT |
| CALL | OUTDAT | ;OUTPUT DATA TO PIO |
| JR | WRDONE |  |

    : IF AN QUTPUT INTERRUPT OCCURS WHEN NO DATA IS AVAILABLE,
        WE MUST DISABLE IT TO AVOID AN ENDLESS LOOP. LATER, WHEN A
        CHARACTER BECOMES AVAILABLE, WE NEED TO KNOW THAT AN OUTPUIT
        INTERRUPT HAS OCCURRED WITHOUT BEING SERVICED. THE KEY HERE
        IS THE OUTPUT INTERRUPT EXPECTED FLAG OIE. THIS FLAG IS
        CLEARED WHEN AN QUTPUT INTERRUPT HAS OCCURRED BUT HAS NOT
        BEEN SERVICED. IT IS ALSO CLEARED INITIALLY SINCE THE
        OUTPUT DEVICE IS ASSUMED TO START OUT READY. OIE IS SET
        ; WHENEVER DATA IS ACTUALLY SENT TO THE PIO. THUS THE OUTPUT ROUTINE
        GOUTCH CAN CHECK OIE TO DETERMINE WHETHER TO SEND THE DATA
    ; IMMEDIATELY OR WAIT FOR AN OUTPUT INTERRUPT.
    :THE PROBLEM IS THAT AN OUTPUT DEVICE MAY REQUEST SERVICE BEFORE
    THE COMPUTER HAS ANYTHING TO SEND (UNLIKE AN INPUT DEVICE
    THAT HAS DATA WHEN IT REQUESTS SERVICE). THE OIE FLAG SOLVES
    THE PROBLEM OF AN UNSERVICED OUTPUT INTERRUPT ASSERTING ITSELF
    REPEATEDLY, WHILE STILL ENSURING THE RECOGNITION OF
    ; OUTPUT INTERRUPTS.
    NODATA:
SUB A
LD (OIE),A ;INDICATE NO OUTPUT INTERRUPT EXPECTED
LD A,O0000011B ;DISABLE QUTPUT INTERRUPTS
WRDONE:
POP AF :RESTORE REGISTERS
EI
RET I

```

```

:ROUTINE: OUTDAT
;PURPOSE: SEND CHARACTER TO PIO PORT B
:ENTRY: TRNDAT = CHARACTER
;EXIT: NONE
:REGISTERS USED: AF

```

```

OUTDAT:

| LD | A, (TRNDAT) | ;GET DATA FROM OUTPUT BUFFER |
| :--- | :--- | :--- |
| QUT | (PIOBD), A | ;SEND DATA TO PIO |
| SUB | A | ;INDICATE OUTPUT BUFFER EMPTY |

```
```

        LD (TRNDF),A
        DEC A ; INDICATE OUTPUT INTERRUPT EXPECTED
        LD (OIE),A
        LD A,10000011B
        OUT (PIOBC).A
        RET
    ```

```

    ;ROUTINE: IPORTS
    ;PURPOSE: INITIALIZE I/O PORTS
    ;ENTRY: HL = BASE ADDRESS OF INITIALIZATION ARRAY
    :EXIT: DATA QUTPUT TO PORTS
    ;REGISTERS USED: AF,BC,HL
    ```

```

IPORTS:
;GET NUMBER OF DATA BYTES TO SEND TO CURRENT PORT
;EXIT IF NUMBER OF BYTES IS O, INDICATING TERMINATOR
LD A,(HL) ;GET NUMMER OF BYTES
OR A ;TEST FOR ZERO (TERMINATOR)
RET Z :RETURN IF NUMBER OF BYTES = 0
LD B,A
INC. HL ;POINT TO PORT ADDRESS (NEXT BYTE)
:C = PORT ADDRESS
;HL = BASE ADDRESS OF OUTPUT DATA
LD C.(HL) :GET PORT ADDRESS
INC. HL ;POINT TO FIRST DATA VALUE (NEXT BYTE)
; OUTPUT DATA AND CONTINUE TO NEXT PORT
OTIR :SEND DATA VALUES TO PORT
UR IPORTS :CONTINUE TO NEXT PORT ENTRY
:PIO INITIALIZATION DATA
: PORT A = INPUT
; PORT B = OUTPUT
PIOINT:

| DB | $\begin{aligned} & 3 \\ & \text { PIOAC } \end{aligned}$ |  | ; OUTPUT 3 BYTES |
| :---: | :---: | :---: | :---: |
| DB |  |  | : DESTINATION IS PORT A CONTROL |
| DB | PIOIVA AND | OFFH | ; SET INTERRUPT VECTOR FOR PORT A |
| DB | 10001111B |  | ; BITS 3,2,1,0 $=1111$ (MODE SELECT) |
|  |  |  | ; BITS 5,4 = 00 (LON'T CARE) |
|  |  |  | ; BITS 7,6 = 01 (INPUT MODE) |
| DB | 10000111 B |  | :BITS 3.2.1.0 = 0111 (INTERRUPT CONTROL) |
|  |  |  | ; BITS 6,5,4 = 000 (DON'T CARE) |
|  |  |  | ; BITS $7=1$ (ENABLE INTERRUPTS) |
| DB | 3 |  | ; OUTPUT 3 BYTES |
| DB | PIOBC |  | - DESTINATION IS PORT B CONTROL |
| DB | PIOIVB AND | OFFH | ; SET INTERRUPT VECTOR FOR PORT B |
| DB | 11001111 B |  | ; BITS 3,2,1,0 = 1111 (MODE SELECT) |
|  |  |  | ; BITS 5,4 = 00 (DON'T CARE) |
|  |  |  | ; BITS 7,6 = 00 (CONTROL MODE) |
| DB | 00000111 B |  | ; BITS 3,2,1,0 $=0111$ (INTERRUPT CONTROL) |
|  |  |  | ; BIT 4,5,6 = 000 (DON-T CARE) |
|  |  |  | ; BITS $7=0$ (DISABLE INTERRUPTS) |

```

\begin{tabular}{lll} 
JR & Z.ASDONE & : JUMP IF IT IS \\
CALL & OUTCH & ISLSE ECHO CHARACTER \\
JP & ASYNLP & ;AND CONTINUE
\end{tabular}

\title{
Buffered Input/Output Using an SIO (SINTB)
}

Performs interrupt-driven input and output using an SIO and multiple-character buffers. Consists of the following subroutines:
1. INCH reads a character from the input buffer.
2. INST determines whether the input buffer is empty.
3. OUTCH writes a character into the output buffer.
4. OUTST determines whether the output buffer is full.
5. INIT initializes the buffers, the interrupt system, and the SIO.

The actual service routines are
1. RDHDLR responds to the input interrupt by reading a character from the SIO into the input buffer.
2. WRHDLR responds to the output interrupt by writing a character from the output buffer into the SIO.

\section*{Procedures}
1. INCH waits for a character to become available, gets the character from the head of the input buffer, moves the head up one position, and decreases the input buffer counter by 1 .
2. INST clears Carry if the input buffer counter is 0 and sets it otherwise.
3. OUTCH waits until there is space in the output buffer (that is, until the output buffer is not full), stores the character at the tail of the buffer, moves the tail up one position, and increases the output buffer counter by 1 .

\section*{Registers Used:}
1. INCH: AF, C, DE, HL
2. INST: AF
3. OUTCH: AF, DE, HL
4. OUTST: AF
5. INIT: AF, BC, HL, I

\section*{Execution Time:}
1. INCH: 197 cycles if a character is available
2. INST: 39 cycles
3. OUTCH: 240 cycles if the output buffer is not full and an out put interrupt is expected; 160 additional cycles to send the data to the SIO if no output interrupt is expected.
4. OUTST: 34 cycles
5. INIT: 732 cycles
6. RDHDLR: 249 cycles
7. WRHDLR: 308 cycles

Program Size: 299 bytes
Data Memory Required: 11 bytes anywhere in RAM for the heads and tails of the input and output buffers ( 2 bytes starting at addresses IHEAD, ITAIL, OHEAD, and OTAIL, respectively), the numbers of characters in the buffers ( 2 bytes at addresses ICNT and OCNT), and the Output Interrupt Expected flag (address OIE). This does not include the actual input and output buffers.
4. OUTST sets Carry if the output buffer counter is equal to the buffer's length (i.e., if the output buffer is full) and clears Carry otherwise.
5. INIT clears the buffer counters, sets both the heads and the tails of the buffers to their base addresses, sets up the interrupt vectors, and initializes the SIO by storing the appropriate values in its control registers. See Subroutine 10 E for more details about initializing SIOs. INIT also clears the Output Interrupt Expected flag, indicating that the SIO is initially ready to transmit data.
6. RDHDLR reads a character from the SIO. If there is room in the input buffer, it stores the character at the tail of the buffer, moves the tail up one position, and increases the input buffer counter by 1 . If the buffer is full, RDHDLR simply discards the character.
7. WRHDLR determines whether output data is available. If not, it simply resets the output interrupt. If data is available, WR HDLR obtains a character from the head of the output buffer, moves the head up one position, and decreases the output buffer counter by 1 .

The new problem with multiple-character buffers is the management of queues. The main program must read the data in the order in which the input interrupt service routine receives it. Similarly, the output interrupt service routine must send the data in the order in which the main program stores it. Thus, there are the following requirements for handling input:
1. The main program must know whether the input buffer is empty.
2. If the input buffer is not empty, the main program must know where the oldest character is (that is, the one that was received first).
3. The input interrupt service routine must know whether the input buffer is full.
4. If the input buffer is not full, the interrupt service routine must know where the next empty place is (that is, where it should store the new character).

The output interrupt service routine and the main program have similar requirements for the output buffer, although the roles of sender and receiver are reversed.

Requirements 1 and 3 are met by maintaining a counter ICNT. INIT initializes ICNT to 0 , the interrupt service routine adds 1 to it whenever it
receives a character (assuming the buffer is not full), and the main program subtracts 1 from it whenever it removes a character from the buffer. Thus, the main program can determine whether the input buffer is empty by checking if ICNT is 0 . Similarly, the interrupt service routine can determine whether the input buffer is full by checking if ICNT is equal to the size of the buffer.

Requirements 2 and 4 are met by maintaining two pointers, IHEAD and ITAIL, defined as follows:
1. ITAIL contains the address of the next empty location in the input buffer.
2. IHEAD contains the address of the oldest character in the input buffer.

INIT initializes IHEAD and ITAIL to the base address of the input buffer. Whenever the interrupt service routine receives a character, it places it in the buffer at ITAIL and moves ITAIL up one position (assuming that the buffer is not full). Whenever the main program reads a character, it removes it from the buffer at IHEAD and moves IHEAD up one position. Thus, IHEAD "chases" ITAIL across the buffer with the service routine entering characters at one end (the tail) while the main program removes them from the other end (the head).

The occupied part of the buffer could thus start and end anywhere. If either IHEAD or ITAIL goes beyond the end of the buffer, the program simply sets it back to the buffer's base address, thus providing wraparound. That is, the occupied part of the buffer could start near the end (say, at byte \#195 of a 200-byte buffer) and continue back past the beginning (say, to byte \#10). Then IHEAD would be BASE+ 194, ITAIL would be BASE+9, and the buffer would contain 15 characters occupying addresses BASE +194 through BASE +199 and BASE through BASE +8 .

\section*{Entry Conditions}
1. INCH: none
2. INST: none
3. OUTCH: character to transmit in A
4. OUTST: none
5. INIT: none

\section*{Exit Conditions}
1. INCH: character in A
2. INST: Carry \(=0\) if input buffer empty, 1 if otherwise
3. OUTCH: none
4. OUTST: Carry \(=0\) if output buffer not full, 1 if full
5. INIT: none
\begin{tabular}{|c|c|}
\hline Title & Interrupt input and output using a 280 SIO and multiple-character buffers \\
\hline Name: & SINTB \\
\hline \multirow[t]{5}{*}{Purpose:} & This program consists of 5 subroutines which perform interrupt driven input and output using a 280 SIO. \\
\hline & \begin{tabular}{l}
INCH \\
Read a character INST
\end{tabular} \\
\hline & \begin{tabular}{l}
Determine input status (whether input buffer is empty) OUTCH \\
Write a character OUTST
\end{tabular} \\
\hline & \begin{tabular}{l}
Determine output status (whether output buffer is full) \\
INIT
\end{tabular} \\
\hline & Initialize SIO and interrupt system \\
\hline \multirow[t]{10}{*}{Entry:} & INCH \\
\hline & No parameters \\
\hline & INST \\
\hline & No parameters \\
\hline & OUTCH \\
\hline & Register \(A=\) character to transmit \\
\hline & OUTST \\
\hline & No parameters \\
\hline & INIT \\
\hline & No parameters \\
\hline
\end{tabular}
```

; ;
; Exit: INCH ;
Register A = character :
INST :
Carry = 0 if input buffer is empty, ;
1 if character is available ;
OUTCH ;
No parameters ;
QUTST ;
Carry = 0 if output buffer is not ;
full. i if it is full :
INIT
No parameters ;
Reqisters used: INC.H
AF,C,DE,HL
INST
AF
OUTCH
AF,DE,HL ;
OUTST ;
AF
INIT
AF,BC,HL,I
INC.H
Approximately 197 cycles if a character is ;
available
INST
39 cycles
QUITCH
Approximately 240 cycles if output buffer
is not full and output interrupt is expected
OUTST
34 cycles
INIT
732 cycles
RDHDLR ;
Approximately 249 cycles ;
WRHDLR ;
Approximately 308 cycles ;
Data 11 bytes plus size of buffers ;
;
:SIO EQUATES
; SIO IS PROGRAMMED FOR:
ASYNCHRONOUS OPERATION
16 X BAUD RATE
8-BIT CHARACTERS
1 1/2 STOP BITS
;ARBITRARY SIO PORT ADDRESSES
SIOCAD EQU 1CH SIO CHANNEL A DATA

```
\begin{tabular}{|c|c|c|c|}
\hline SIOCBD & EQU & 1EH & - SIO CHANNEL B DATA \\
\hline SIOCAS & EQU & 1 DH & :SIO CHANNEL A COMMANDS/STATUS \\
\hline SIOCBS & EQU & 1 FH & ; SIO CHANNEL B COMMANDS/STATUS \\
\hline SIOIV & EQU & 8000 H & ; INTERRUPT VECTOR \\
\hline SIOWV & EQU & SIOIV+8 & ; SIO CHANNEL A WRITE INTERRUPT VECTOR \\
\hline SIOEV & EQU & SIOIV+10 & \begin{tabular}{l}
: SIO CHANNEL A EXTERNAL/STATUS \\
; INTERRUPT VECTOR
\end{tabular} \\
\hline \multirow[t]{3}{*}{\[
\begin{aligned}
& \text { SIORV } \\
& \text { SIOSV }
\end{aligned}
\]} & EQU & SIOIV +12 & : SIO CHANNEL A READ INTERRUPT VECTOR \\
\hline & EQU & SIOIV+14 & \begin{tabular}{l}
: SIO CHANNEL A SPECIAL RECEIVE \\
; INTERRUPT VECTOR
\end{tabular} \\
\hline & \multicolumn{3}{|l|}{: READ CHARACTER} \\
\hline \multicolumn{4}{|l|}{INCH:} \\
\hline & CALL & INST & \\
\hline & JR & NC, INCH & ; WAIT IF NO CHARACTER AVAILABLE \\
\hline & DI & & ; DISABLE INTERRUPTS \\
\hline & LD & HL, ICNT & \multirow[t]{2}{*}{: REDUCE INPUT BUFFER COUNT BY 1} \\
\hline & DEC & (HL) & \\
\hline & LD & HL, ( IHEAD) & : GET CHARACTER FROM HEAD OF INPUT BUFFER \\
\hline & LD & C., (HL) & \\
\hline & CALL & INC.IPTR & \multirow[t]{2}{*}{; MOVE HEAD POINTER UP 1} \\
\hline & LD & (IHEAD), HL & \\
\hline & LD & A. C & \\
\hline & EI & & \multirow[t]{2}{*}{; REENABLE INTERRUPTS} \\
\hline & RET & & \\
\hline & \multicolumn{3}{|l|}{; RETURN INPUT STATUS (CARRY \(=1\) IF INPUT DATA IS AVAILABLE)} \\
\hline & LD & A, ( ICNT) & \multirow[t]{4}{*}{\begin{tabular}{l}
; TEST INPUT BUFFER COUNT \\
; CLEAR CARRY ALWAYS \\
; RETURN, CARRY = 0 IF NO DATA \\
; SET CARRY
\end{tabular}} \\
\hline & OR & A & \\
\hline & RET & Z & \\
\hline & SCF & & \\
\hline & RET & & ; RETURN, CARRY = 1 IF DATA AVAILABLE \\
\hline & \multicolumn{3}{|l|}{; WRITE CHARACTER} \\
\hline \multicolumn{4}{|l|}{OUTCH:} \\
\hline & PUSH & AF & ; SAVE CHARACTER TO OLITPUT \\
\hline & ; WAIT & FOR OUTPUT BUFFER & NOT FULL, THEN STORE NEXT CHARACTER \\
\hline \multicolumn{4}{|l|}{WA I TOC:} \\
\hline & CALL & QUTST & \multirow[t]{2}{*}{: GET QUTPUT STATUS} \\
\hline & JR & C. WAI TOC. & \\
\hline & DI & & \begin{tabular}{l}
; WAIT IF OUTPUT BUFFER IS FULL \\
; DISABLE INTERRUPTS WHILE LOOKING AT
\end{tabular} \\
\hline & LD & HL, OCNT & - INCREASE OUITPUT BUFFER COUNT BY 1 \\
\hline & INC & (HL) & \\
\hline & LD & HL, (OTAIL) & ; POINT TO NEXT EMPTY BYTE IN BUFFER \\
\hline & POP & AF & ; GET CHARACTER \\
\hline & LD & (HL), A & ; STORE CHARACTER AT TAIL OF BUIFFER \\
\hline & CALL & INCOPTR & ; MOVE TAIL POINTER UP 1 \\
\hline & LD & (OTAIL).HL & \\
\hline & LD & A, (OIE) & ; TEST QUTPUT INTERRUPT EXPECTED FLAG \\
\hline & OR & A & \\
\hline & CALL & Z, OUTDAT & ; QUTPUT CHARACTER IMMEDIATELY IF \\
\hline & & & ; QUITPUT INTERRUPT NOT EXPECTED \\
\hline
\end{tabular}
```

    EI ;REENABLE INTERRUPTS
    RET
    ;OUTPUT STATUS (CARRY = 1 IF BLIFFER IS FULL)
    OUTST:
LD A, (OCNT) ;GET CURRENT QUTPUT BUFFER COUNT
CP SZOBUF :COMPARE TO MAXIMUM
C.CF
RET ;CARRY = 1 IF BUFFER FULL, O IF NOT
;INITIALIZE SIO, INTERRUPT SYSTEM
INIT:
DI :DISABLE INTERRUPTS
;INITIALIZE BUFFER COUNTERS AND POINTERS, INTERRUPT FLAG
SUB A
LD (OIE),A ;INDICATE NO OUTPUT INTERRUPTS
LD (ICNT),A ;BUFFER COUNTERS = 0
LD (OCNT).A
LD HL,IBUF ;ALL BUFFER POINTERS = BASE ADDRESS
LD (IHEAD),HL
LD (ITAIL),HL
LD HL.OBUF
LD (OHEAD),HL
LD (OTAIL),HL
; INITIALIZE INTERRUPT VECTORS

| LD | A,SIOIV SHR 8 | ;GET HIGH BYTE OF INTERRUPT PAGE |
| :--- | :--- | :--- |
| LD | I,A | ;SET INTERRUPT VECTGR IN ZBO |
| IM | 2 | INTERRUPT MODE 2 - VECTORS IN TABLE |
| LD | HL,RDHDLR | : ON INTERRUPT PAGE |

    I (SIORU),HL STORE READ VECTGR
    LD HL.WRHILR
    ;STORE READ VECTOR
    LD (SIOWV),HL ;STORE WRITE VECTOR
    LD HL,EXHDLR
    LD (SIOEV),HL ;STORE EXTERNAL/STATUS VECTOR
    LD HL,REHDLR
    LD (SIOSV).HL :STORE SPECIAL RECEIVE VECTOR
    ;INITIALIZE I/O PORTS
    LD HL,SIOINT FBASE ADDRESS OF INITIALIZATION ARRAY
    CALL IPORTS ;INITIALIZE SIO
    EI ; ENABLE INTERRUPTS
    RET
    ; INPUT (READ) INTERRUIPT HANDLER
    RDHDLR:
PUSH AF ;SAVE REGISTERS
PUSH BC
PUSH DE
PUSH HL
RD1:

| IN | A, (SIOCAD) | ;READ DATA FROM SIO |
| :--- | :--- | :--- |
| LD | C., A | SAVE DATA IN REGISTER C |
| LD | $H L$, ICNT | :ANY ROOM IN INPUT BUFFER? |

```

```

    QUT (SIOCAS).A
    POP AF
    EI :DCD OR CTS LINE CHANGED STATE, OR A
    RETI ; BREAK WAS DETECTED
        ; SERVICE HERE IF NECESSARY
            ; SPECIAL RECEIVE ERROR INTERRUIPT
    REHDLR:
PUSH AF
LD A,00110000B ;RESET RECEIVE ERROR INTERRUPT
OUT (SIOCAS),A
POP AF
EI ;FRAMING ERROR OR OVERRUN ERROR OCCURRED
RETI : SERVICE HERE IF NECESSARY

```

```

            ;ROUITINE: OLITDAT
            ;PURPOSE: SEND CHARACTER TO SIO
            ; ENTRY: NONE
                    ;EXIT: NONE
                    ;REGISTERS USED: AF,DE,HL
    ```

```

QUTDAT:
LD HL, (OHEAD)
LD A,(HL) ;GET DATA FROM HEAD OF OUTFUT BUFFER
OUT (SIOCAD..A :OUTPUT DATA
CALL INCOPTR ; INCREMENT HEAD POINTER
LD (OHEAD),HL
LD HL,OCNT ;DECREMENT OUTPUT BUFFER COUNT
DEC (HL)
LD A,OFFH
LD (OIE),A ;EXPECT AN QUTPUT INTERRUPT
RET

```

```

                            ;ROUTINE: INCIPTR
                            ;PURPQSE: INCREMENT POINTER INTO INPUT
                    ; BUFFER WITH WRAFAROUND
                            ;ENTRY: HL = POINTER
                            #EXIT: HL = POINTER INCREMENTED WITH WRAPAROUND
                                    ;REGISTERS USED: AF,DE,HL
    ```

```

INCIPTR:

| INC | HL | : INCREMENT POINTER |  |
| :---: | :---: | :---: | :---: |
| LD | DE, EIBUF | ; COMPARE POINTER, END | OF BIIFFER |
| LD | A.L |  |  |
| C.P | E |  |  |
| RET | NZ |  |  |
| LD | A, H |  |  |
| CP | D |  |  |
| RET | NZ | : RETURN IF NOT EQUAL |  |
| LD | HL, IBUF | ; IF POINTER AT END OF | BUFFER, |
| RET |  | ; SET IT BACK TO BASE | ADDRESS |

```

```

    ;ROUTINE: INCOPTR
    ;PURPOSE: INCREMENT POINTER INTO QUTPUT
    ; BUFFER WITH WRAPAROUND
    ;ENTRY: HL = POINTER
    ;EXIT: HL = POINTER INCREMENTED WITH WRAPAROUND
    ;REGISTERS USED: AF,DE,HL
    ```

```

INCOPTR:

| INC | HL | ; INCREMENT POINTER |
| :--- | :--- | :--- |
| LD | DE, EOBUF | ;COMPARE POINTER, END OF BUFFER |

    LD A.L
    CP E
    RET NZ
    LD A.H
    CP D
    RET NZ
    LD HL,OBUF ;IF POINTER AT END OF BUFFER,
    RET ; SET IT BACK TO BASE ADDRESS
    ```

```

    :ROUTINE: IPORTS
    ;PURPOSE: INITIALIZE I/O PORTS
    ;ENTRY: HL = BASE ADDRESS OF INITIALIZATION ARRAY
    ;EXIT: DATA OUTPUT TO PORTS
    :REGISTERS USED: AF.BC.HL
    ```

```

IPORTS:
;GET NUMBER OF DATA BYTES TO SEND TO CURRENT PORT
;EXIT IF NLMBER OF BYTES IS O. INDICATING TERMINATOR
LD A,(HL) ;GET NUMBER OF BYTES
OR A ;TEST FOR ZERO (TERMINATOR)
RET Z ;RETURN IF NUMBER OF BYTES = 0
LD B,A
INC HL :POINT TO PORT ADDRESS (NEXT BYTE)
;C. = PORT ADLRESS
:HL = BASE ADDRESS OF OUTPUT DATA
LD C.(HL) ;GET PORT ADDRESS
INC. HL ;POINT TO FIRST IATA VALUE (NEXT BYTE)
; OUTPUT DATA AND CONTINUE TO NEXT PORT
OTIR ;SEND DATA VALUES TO PORT
IR IPORTS :CONTINUE TO NEXT PORT ENTRY
;SIO INITIALIZATION DATA
SIOINT:
;RESET CHANNEL A
DB 1 OUTPUTT 1 BYTE
DB SIOCAS ;TO CHANNEL A COMMAND/STATUS
DB OOO11000B :SELECT WRITE REGISTER O
;BITS 2,1,0 = 0 (WRITE REGISTER 0)
;BITS 5,4,3 = 011 (CHANNEL RESET)
;BITS 7,6 = 0 (DO NOT CARE)

```

; INITIALIZE RECEIVE CONTROL
DB 00000011 B :SELECT WRITE REGISTER 3
DB 11000001B ;BIT \(0=1\) (RECEIVE ENABLE)
;BITS 4,3,2,1 = 0 (DON T CARE)
- BIT \(5=0\) (NO AUTO ENABLE)
;BIT \(7,6=11\) (RECEIVE 8 BITS/CHAR)
; INITIALIZE TRANSMIT CONTROL
\begin{tabular}{|c|c|c|}
\hline DB & 00000101B & - SELECT WRITE REGISTER 5 \\
\hline DB & 11101010 B & ; BIT O \(=0\) (NO CRC ON TRANSMIT) \\
\hline & & ;BIT \(1=1\) (REQUEST TO SEND) \\
\hline & & - BIT \(2=0\) (DON T CARE) \\
\hline & & ; BIT \(3=1\) (TRANSMIT ENABLE) \\
\hline & & ; BIT \(4=0\) (DO NOT SEND BREAK) \\
\hline & & ; BITS 6,5 = 11 (TRANSMIT 8 BITS/CHAR) \\
\hline & & ; BIT \(7=1\) (DATA TERMINAL READY) \\
\hline DB & 00000001 B & ; SELECT WRITE REGISTER 1 \\
\hline DB & 00011011 B & : BIT \(0=1\) (EXTERNAL INTERRUPTS) \\
\hline & & ; BIT \(1=1\) (ENABLE TRANSMIT INTERRUPT) \\
\hline & & ;BIT \(2=0\) (DO NOT CARE) \\
\hline & & : BITS 4.3 = 11 (RECEIVE INTERRUPTS ON \\
\hline & & ; ALL CHARS, PARITY DOES NOT AFFECT \\
\hline & & ; VECTOR) \\
\hline & & :BITS 7.6.5 = 000 〈NO WAIT/READY \\
\hline & & ; FUNCTION) \\
\hline DB & 0 & ; END OF TABLE \\
\hline
\end{tabular}

\section*{; DATA SECTION}
\begin{tabular}{llll} 
IHEAD: & DS & 2 & ; ADDRESS OF OLDEST CHARACTER IN INPUT \\
ITAIL: & DS & 2 & BUFFER \\
& & & \#DDRESS OF NEWEST CHARACTER IN INPUT
\end{tabular}


424 INTERRUPTS

\section*{CALL OUTCH ; ELSE ECHO CHARACTER \\ JP ASYNLP ; AND CONTINUE}

\section*{DONE:}
JP LOOP

END

\section*{Real-Time Clock and Calendar (CLOCK)}

Maintains a time-of-day 24-hour clock and a calendar based on a real-time clock interrupt generated from a Z80 CTC. Consists of the following subroutines:
1. CLOCK returns the base address of the clock variables.
2. ICLK initializes the clock interrupt and the clock variables.
3. CLKINT updates the clock after each interrupt (assumed to be spaced one tick apart).

\section*{Procedures}
1. CLOCK loads the base address of the clock variables into register pair HL. The clock variables are stored in the following order (lowest address first): ticks, seconds, minutes, hours, days, months, less significant byte of year, more significant byte of year.
2. ICLK initializes the CTC, the interrupt system, and the clock variables. The arbitrary starting time is 00:00:00, January 1, 1980. A real application would clearly require some kind of outside intervention to load or change the clock.
3. CLKINT decrements the remaining tick count by 1 and updates the rest of the clock if necessary. Of course, the number of seconds and minutes must be less than 60 and the
```

Registers Used:

1. CLOCK: HL
2. ICLK: AF,HL,I
3. CLKINT: None
```

\section*{Execution Time:}
```

1. CLOCK: 20 cycles
2. ICLK: 251 cycles
3. CLKINT: 93 cycles if only TICK must be decremented; 498 cycles maximum if changing to a new year.
Program Size: 171 bytes
Data Memory Required: 8 bytes for the clock variables starting at address CLKVAR
```
number of hours must be less than 24 . The day of the month must be less than or equal to the last day for the current month; an array of the last days of each month begins at address LASTDY. If the month is February (\#2), the program checks if the current year is a leap year. This involves determining whether the two least significant bits of memory location YEAR are both 0 s . If the current year is a leap year, the last day of February is the 29th, not the 28th. The month number may not exceed 12 (December) or a carry to the year number is necessary. The program must reinitialize the variables properly when carries occur; that is, TICK to DTICK; seconds, minutes, and hours to 0 ; day and month to 1 (meaning the first day and January, respectively).

\section*{Entry Conditions}
1. CLOCK: none
2. ICLK: none
3. CLKINT: none

\section*{Exit Conditions}
1. CLOCK: base address of clock variables in HL
2. ICLK: none
3. CLKINT: none

\section*{Examples}

These examples assume that the tick rate is DTICK Hz (less than 256 Hz - typical values would be 60 Hz or 100 Hz ) and that the clock and calendar are saved in memory locations:

TICK
SEC
MIN
HOUR
DAY
MONTH
YEAR and
YEAR+1
ticks before a carry, counted down from DTICK
seconds (0 to 59)
minutes ( 0 to 59 )
hour of day ( 0 to 23)
day of month ( 1 to \(28,29,30\), or 31 )
month of year (1 through 12)
current year

Result:
March 8, 1982, 12:00.00 A.M. and DTICK ticks
\[
\begin{array}{lll}
(\mathrm{TICK})=\text { DTICK } & (\mathrm{SEC})=0 & (\mathrm{DAY})=08 \\
& (\mathrm{MIN})=0 & (\mathrm{MONTH})=03 \\
& (\mathrm{HOUR})=0 & (\mathrm{YEAR})=1982
\end{array}
\]
2. Data:
\[
\begin{array}{lll}
\text { Dec. 31, 1982, } 11: 59.59 \text { P.M. } & \text { and } 1 \text { tick left } \\
(\mathrm{TICK})=1 & (\text { SEC })=59 & (\text { DAY }=31 \\
& (\text { MIN })=59 & (\text { MONTH })=12 \\
& (\text { HOUR })=23 & (\text { YEAR })=1982
\end{array}
\]

Result:
Jan. 1, 1983, 12:00.00 A.m./ and DTICK ticks \((\mathrm{TICK})=\) DTICK \(\quad(S E C)=0 \quad(D A Y)=1\) \((\) MIN \()=0 \quad(\) MONTH \()=1\) \((\) HOUR \()=0(\) YEAR \()=1\)

March 7, 1982, 11:59.59 P.M. and 1 tick left
\[
\begin{array}{lll}
(\mathrm{TICK})=1 & (\mathrm{SEC})=59 & (\mathrm{DAY})=07 \\
& (\mathrm{MIN})=59 & (\mathrm{MONTH})=03 \\
& (\mathrm{HOUR})=23 & (\mathrm{YEAR})=1982
\end{array}
\]
1. Data:
CTCTE
EQU
250
Register HL = Base address of time variables ; ICLK
None ;
Registers used: CLOCK
HL
IC:LK
AF,HL, I ;
CLKIINT
None
Time:
CLOCK
20 cycles
ICLK
251 cycles
CLKINT
93 cycles normally if decrementing tick ;
498 cycles maximum if changing to a new year ;
Size: Program 171 bytes Data 8 bytes
: ARBITRARY PORT ADDRESSES FOR ZBO CTC
\begin{tabular}{|c|c|c|c|}
\hline CTCCHO & EQU & 8 OH & ; CTC CHANNEL O PORT \\
\hline CTCITRP & EQU & O8000H & ; CTC INTERRUPT ADDRESS \\
\hline C.TC.CMD & EQU & 10100111 B & : BIT \(7=1\) INTERRUPTS ENABLED \\
\hline & & & ; BIT \(6=0\) TIMER MODE \\
\hline & & & ; BIT \(5=1256\) COUNT PRESCALER \\
\hline & & & - BIT \(4=0\) NEGATIVE EDGE TRIGGER \\
\hline & & & ;BIT \(3=0\) START TIMER AFTER TIME CONST \\
\hline & & & ;BIT \(2=1\) TIME CONSTANT FOLLOWS \\
\hline & & & : BIT \(1=1\) RESET CHANNEL \\
\hline & & & ; BIT \(0=1\) CONTROL WORD \\
\hline CTCTC & EQU & 250 & ; TIME CONSTANT \\
\hline
\end{tabular}
; CALCULATION FOR TICK
ASSUME A 4 MHZ CLOCK FOR CTC WITH PRESCALER \(=256\) AND COUNT \(=250=\left(4 * 10^{\wedge} 6\right) /(256 * 250)\) IS ABOUT 62 TICKS PER SECOND
DFLTS: DTICK
EQL
62 ;DEFAULT TICK
: RETURN BASE ADDRESS OF CLOCK VARIABLES
CLOCK:
LD HL,CLKVAR :GET BASE ADDRESS OF CLOCK VARIABLES
RET
; INITIALIZE CTC CHANNEL O AS A REAL-TIME CLOCK INTERRUPT
ICLK:
\begin{tabular}{lll} 
DI & & :DISABLE INTERRUPTS \\
LD & A,CTCITRP SHR 8 & \\
LD & I,A & :SET UP INTERRUPT VECTOR \\
IM & 2 & ©SET INTERRUPT MODE 2 - VECTORS IN \\
& & TABLE ON INTERRUPT PAGE
\end{tabular}
```

| LD | HL, CLKINT | ; SET INTERRUPT ADDRESS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LD | (CTCITRP), HL |  |  |  |  |
| LD | A. 1 |  |  |  |  |
| OUT | (CTCCHO), A | ; DISABLE | CHANN | L 0 |  |
| LD | A.CTCITRP AND | OFFH | : LOW B | TE OF CTC | INTERRUPT |
| OUT | (CTCCHO), A | ; VECTOR | TO CTC |  |  |
| LD | A. CTCCMD |  |  |  |  |
| OUT | (CTCCHO), A | ; OUTPUT | C.TC C.OM | MAND |  |
| LD | A. CTCTC |  |  |  |  |
| OUT | (CTCCHO), A | ; QUTPUT | TIME CO | NSTANT |  |

    ;INITIALIZE CLOCK VARIABLES TO ARBITRARY VALUE
    : JaNuARY 1. 1980 00:00.00
    ; A REAL CLOCK WOULD NEED OUTSIDE INTERVENTION
    : TO SET OR CHANGE VALUES
    LD HL,TICK
    LD (HL).DTICK :INITIALIZE TICKS
    INC. HL
    SUB A
    Ln (HL),A ;SECOND = 0
    INC ll HL 
    INC HL
    LD (HL).A :HOUR = O
    INC. A ;A = 1
    INC HL
    LD (HL),A ;DAY = 1 (FIRST)
    INC HL
    LD (HL),A ;MONTH = 1 (JIANUARY)
    LD HL.1980
    LD (YEAR),HL ;YEAR = 1980
    EI
    RET
    : HANDLE CLOCK INTERRUPT
    CLKINT:

| PUSH | AF | : SAVE AF.HL |
| :---: | :---: | :---: |
| PUSH | HL |  |
| LD | HL, TICK |  |
| DEC | (HL) | ; DECREMENT TICK COUNT |
| JR | NZ, EXIT1 | ; JUMP IF TICK NOT ZERO |
| LD | (HL), DTICK | ; SET TICK COUNT BACK TO DEFAULT |
| PUSH | BC. | : SAVE BC, DE |
| PUSH | DE |  |
| LD | B,O | ; $0=$ DEFAULT FOR SECONDS, MINUTES. HOURS |
| ; INCREMENT SECONDS |  |  |
| INC. | HL | ; POINT AT SECONDS |
| INC | (HL) | : INCREMENT TO NEXT SECOND |
| LD | A, (HL) |  |
| CP | 60 | : SECONDS $=60 ?$ |
| JR | C., EXITO | ; EXIT IF LESS THAN 60 SECONDS |

```
LD (HL), \(\quad\); ELSE SECONDS \(=0\)
; INCREMENT MINUTES
\begin{tabular}{lll} 
INC: & \(H L\) & ;PQINT AT MINUTES \\
INC & \((H L)\) & ;INCREMENT TO NEXT MINUTE \\
LD & A, (HL) & \\
CP & GO & :MINUITES \(=60 ?\) \\
IR & C,EXITO & ;EXIT IF LESS THAN 6O MINUTES \\
LD & \((H L), B\) & :ELSE MINUTES \(=0\)
\end{tabular}
\begin{tabular}{lll}
; INCREMENT HOUR & \\
INC & HL & :POINT AT HOUR \\
INC. & (HL) & ;INCREMENT TO NEXT HOUR \\
LD & A, (HL) & \\
CP & 24 & ;HOURS \(=24 ?\) \\
IR & C.EXITO & ;EXIT IF LESS THAN 24 HOURS \\
LD & (HL).B & :ELSE HOUR \(=0\)
\end{tabular}
; INCREMENT DAY
\begin{tabular}{|c|c|c|}
\hline EX & DE, HL & : SAVE ADDRESS OF HOUR \\
\hline LD & HL, LASTDY-1 & \\
\hline LD & A. (MONTH) & : GET CURRENT MONTH \\
\hline LD & C, A & ; REGISTER C = MONTH \\
\hline LD & B. 0 & \\
\hline ADD & HL, BC & ; POINT AT LAST DAY OF MONTH \\
\hline EX & DE, HL & ; RESTORE ADLRESS OF HOUR \\
\hline INC & HL & : POINT AT DAY \\
\hline LD & A, (HL) & ; GET CURRENT DAY \\
\hline INC. & (HL.) & - INCREMENT TO NEXT IAAY \\
\hline EX & DE, HL & ; DE = ADDRESS OF LIAY \\
\hline LD & B, A & ; REGISTER B = IAY \\
\hline C.P & (HL) & : IS CURRENT DAY END OF MONTH? \\
\hline EX & DE, HL & ; HL = ADDRESS OF DAY \\
\hline JR & C., EXITO & ; EXIT IF NOT AT END OF MONTH \\
\hline
\end{tabular}

; FEBRUARY OF A LEAF YEAR HAS 29 DAYS. NOT 28 DAYS
LD A,B ;GET DAY

CP 29
IR C.EXITO ;EXIT IF NOT \(15 T\) OF MARCH
INCMTH:


\begin{tabular}{|c|c|c|c|}
\hline SECIDX & EQU & 1 & - INDEX TO SECOND \\
\hline MINIDX & EQU & 2 & ; INDEX TO MINUTE \\
\hline HRIDX & EQU & 3 & - INDEX TO HOUR \\
\hline DAYIDX & EQU & 4 & ; INDEX TO LIAY \\
\hline MTHIDX & EQUI & 5 & : INDEX TO MONTH \\
\hline YRIDX & EQU & 6 & ; INDEX TO YEAR \\
\hline \multicolumn{4}{|l|}{SC11D:} \\
\hline & CALL & ICLK & ; INITIALIZE CLOCK \\
\hline & \multicolumn{3}{|l|}{\multirow[t]{3}{*}{; INITIALIZE CLOCK TO 2/7/83 14:00:00 (2 PM. FEB. 7, 1983) CALL CLOCK ;HL = BASE ADDRESS OF CLOCK VARIABLES DI}} \\
\hline & & & \\
\hline & & & \\
\hline & PUSH & HL & \\
\hline & POP & IX & ; IX = ADDRESS OF TICKS \\
\hline & LD & (IX+SECID \(X\) ), 0 & ; SECONDS \(=0\) \\
\hline & LD & (IX+MINIDX).0 & : MINUTES \(=0\) \\
\hline & LD & (IX+HRIDX), 14 & ; HOUR \(=14\) (2 PM) \\
\hline & LD & (IX + DAY IDX). 7 & : DAY = 7 \\
\hline & LD & (IX+MTHIDX), 2 & ; MONTH \(=2\) (FEBRUARY) \\
\hline & LD & HL. 1983 & \\
\hline & LD & (IX+YRIDX), L & ; YEAR \(=1983\) \\
\hline & LD & (IX+YRIDX+1) , H & \\
\hline & EI & & \\
\hline & \multicolumn{3}{|l|}{; WAIT FOR CLOCK TO BE 2/7/83 14:01:20 (2:01.20 PM, FEB.7, 1983)} \\
\hline & \multicolumn{3}{|l|}{; IX = BASE ADDRESS OF CLOCK VARIABLES} \\
\hline & \multicolumn{3}{|l|}{\multirow[t]{3}{*}{\begin{tabular}{l}
- NOTE: MUST BE CAREFUIL TO EXIT IF CLOCK IS ACCIDENTALLY \\
; SET AHEAD. IF WE CHECK ONLY FOR EQUALITY, WE MIGHT NEVER \\
; FIND IT. THUS WE HAVE \(>=\) IN TESTS BELOW, NOT JUST =.
\end{tabular}}} \\
\hline & & & \\
\hline & & & \\
\hline & \[
\begin{aligned}
& \text { : WAI } \\
& \text { LD }
\end{aligned}
\] & \[
\begin{aligned}
& \text { FOR YEAR >= } 1983 \\
& \text { DE, } 1983
\end{aligned}
\] & \\
\hline \multirow[t]{19}{*}{WAI TYR:} & DI & & ; DISABLE INTERRUPTS TO LOAD 2-BYTE YEAR \\
\hline & LD & H. (IX+YRIDX+1) & : GET YEAR \\
\hline & LD & L, (IX+YRIDX) & \\
\hline & EI & & \\
\hline & OR & A & : CLEAR CARRY \\
\hline & SBC & HL, DE & ; COMPARE YEAR, 1983 \\
\hline & JR & C. WAITYR & : JUMP IF NOT 1983 \\
\hline & \multicolumn{3}{|l|}{;WAIT FOR MONTH >= 2} \\
\hline & PUSH & IX & \\
\hline & POP & HL & ; HL = BASE ADDRESS OF CLOCK VARIABLES \\
\hline & LD & DE.MTHIDX & \\
\hline & ADD & HL, DE & ;POINT AT MONTH \\
\hline & LD & B, 2 & \\
\hline & CALL & WAIT & ; WAIT FOR FEBRUARY OR LATER \\
\hline & \multicolumn{3}{|l|}{; WAIT FOR DAY >= 7} \\
\hline & DEC & HL & ; POINT AT DAY \\
\hline & LD & B,7 & \\
\hline & CALL & WAIT & : WAIT FOR 7TH OR LATER \\
\hline & \[
\begin{aligned}
& \text {; WAI } \\
& \text { DEC }
\end{aligned}
\] & \[
\begin{aligned}
& \text { FOR HOUR > }>=14 \\
& \text { HL }
\end{aligned}
\] & : POINT AT HOUR \\
\hline
\end{tabular}
```

    LD B,14
    CALL WAIT ;WAIT FOR 2 PM OR LATER
    ; WAIT FOR MINUITE >= 1
    DEC HL
    LD B,1
    CALL WAIT
    ; WAIT FOR SECOND >= 20
    DEC HL
    LD B,20
    CALL WAIT
    ; DONE
    HERE:
JP HERE ;IT IS NOW TIME OR LATER
; स゙\
;ROUTINE: WAIT
;PURPQSE: WAIT FOR VALUE POINTED TO BY HL
; TO BECOME GREATER THAN QR EQUAL TO VALUE IN B
;ENTRY: HL = ADDRESS OF VARIABLE TO WATCH
; B = VALUE TO WAIT FOR
;EXIT: WHEN B >= (HL)
:USED: AF

```

```

WAIT:

| LD | A, (HL) | ;GET PART OF CLOCK TIME |
| :--- | :--- | :--- |
| CP | B | :COMPARE TO TARGET |
| JR | C.WAIT | ;WAIT IF TARGET NOT REACHED |
| RET |  |  |
| END |  |  |

```

\section*{Appendix A \(\mathbf{Z 8 0}\) Instruction Set Summary}
\begin{tabular}{|c|c|c|c|}
\hline \begin{tabular}{c} 
ACCUMULATOR \\
\(A\)
\end{tabular} & \begin{tabular}{c} 
FLAGS \\
F
\end{tabular} & \begin{tabular}{c} 
ACCUMULATOR REG SET \\
\(A^{\prime}\)
\end{tabular} & \begin{tabular}{c} 
FLAGGS \\
\(F^{\prime}\)
\end{tabular} \\
\hline B & C & \(B^{\prime}\) & \(C^{\prime}\) \\
\hline D & E & \(D^{\prime}\) & \(E^{\prime}\) \\
\hline\(H\) & L & \(H^{\prime}\) & \(L^{\prime}\) \\
\hline
\end{tabular}
\begin{tabular}{|l|l|}
\hline INTERRUPT & \begin{tabular}{l} 
MEMORY \\
RECTOR \\
I
\end{tabular} \\
\hline R
\end{tabular}\(|\)\begin{tabular}{l} 
INDESH REGISTER IX \\
\hline INDEX REGISTER IY \\
\hline STACK POINTER SP \\
\hline PRECIAL \\
\hline PROGRAM COUNTER PC \\
\hline
\end{tabular}

Figure A-1. Z80 internal register organization
```

7
S S
WHERE:
C = CARRY FLAG
N = ADD/SUBTRACT FLAG
P/V = PARITY/OVERFLOW FLAG
H=HALF-CARRY FLAG
Z = ZERO FLAG
S=SIGN FLAG
X = NOT USED

```

Figure A-2. Organization of the Z80 flag register
```

MASKABLE (INT)
MODE 0

```

PLACE INSTRUCTION ONTO DATA BUS DURING \(\overline{\operatorname{INTACK}}=\overline{\text { MI }} \cdot \overline{\overline{O R Q}}\) LIKE B080A

MODE 1

RESTART TO \(\mathbf{3 8} 8_{\mathrm{H}}\) OR \(56_{10}\) ('RST 56 ')

MODE 2

USED BY Z80 PERIPHERALS


NON MASKABLE ( \(\overline{\mathrm{NM}} \mathrm{I})\)

RESTART TO \(66_{H}\) OR \(\mathbf{1 0 2}_{10}\)

INTERRUPT ENABLE / DISABLE FLIP.FLOPS
\begin{tabular}{|c|c|c|c|}
\hline ACTION & \multicolumn{3}{|l|}{\(\mathrm{IFF}_{1} \quad \mathrm{IFF}_{2}\)} \\
\hline CPU RESET & 0 & 0 & \\
\hline DI & 0 & 0 & \\
\hline El & 1 & 1 & \\
\hline LD A. 1 & & - & IFF \(\mathbf{F}_{2}\) - PARITY FLAG \\
\hline LD A, R & & - & IFF \(\mathbf{2}^{-}\)- PARITY FLAG \\
\hline ACCEPT \(\overline{\text { NMI }}\) & 0 & - & \\
\hline RETN & \(\mathrm{IFF}_{2}\) & - & IFF \({ }_{2}\) - FF \(_{1}\) \\
\hline ACCEPT INT & 0 & 0 & \\
\hline RETI & - & - & \\
\hline
\end{tabular}
"•" INDICATES NO CHANGE
Figure A-3. Z80 interrupt structure

Table A-1. Z80 Instructions in Alphabetical Order
\begin{tabular}{|c|c|c|c|}
\hline ADC HL, ss & Add with Carry Reg. pair ss to HL & CPL & Complement Acc. (1's comp) \\
\hline ADC A, s & Add with carry operand s to Acc. & DAA & Decimal adjust Acc. \\
\hline ADD A, n & Add value n to Acc. & DEC m & Decrement operand m \\
\hline ADD A, r & Add Reg. r to Acc. & DEC IX & Decrement IX \\
\hline ADD A, (HL) & Add location (HL) to Acc. & DEC IY & Decrement IY \\
\hline ADD A, ( \(1 \mathrm{X}+\mathrm{d}\) ) & Add location ( \(1 \mathrm{X}+\mathrm{d}\) ) to Acc. & DEC ss & Decrement Reg. pair ss \\
\hline ADD A, ( \(1 \mathrm{Y}+\mathrm{d}\) ) & Add location ( \(\mathrm{Y}+\mathrm{d}\) ) to Acc. & DI & Disable interrupts \\
\hline ADD HL, ss & Add Reg. pair ss to HL & DJNZ e & Decrement \(B\) and Jump relative if \(\mathrm{B} \neq \mathbf{0}\) \\
\hline ADD IX, pp & Add Reg. pair pp to IX & & \\
\hline ADD IY, rr & Add Reg. pair rr to IY & El & Enable interrupts \\
\hline \multirow[t]{2}{*}{AND s} & \multirow[t]{2}{*}{Logical 'AND' of operand s and Acc.} & EX (SP), HL & Exchange the location (SP) and HL \\
\hline & & EX (SP), IX & Exchange the location (SP) and IX \\
\hline BIT b, (HL) & Test BIT b of location ( HL ) & EX (SP), IY & Exchange the location (SP) and IY \\
\hline BIT b, (IX+d) & Test BIT b of location ( \(1 \mathrm{X}+\mathrm{d}\) ) & EX AF, AF' & Exchange the contents of AF \\
\hline BIT b, (IY+d) & Test BIT b of location (IY+d) & & and \(A F^{\prime}\) \\
\hline BIT b, r & Test BIT b of Reg. r & EX DE, HL & Exchange the contents of DE and HL \\
\hline CALL cc, nn & Call subroutine at location nn if condition cc if true & EXX & Exchange the contents of \(\mathrm{BC}, \mathrm{DE}\), \(H L\) with contents of \(B^{\prime}, D E^{\prime}, H L^{\prime}\) respectively \\
\hline CALL nn & Unconditional call subroutine at location nn & HALT & HALT (wait for interrupt \\
\hline \multirow[t]{2}{*}{CCF} & \multirow[t]{2}{*}{Complement carry flag} & & \\
\hline & & IM 0 & Set interrupt mode 0 \\
\hline & & IM 1 & Set interrupt mode 1 \\
\hline CPD & Compare location (HL) and Acc. decrement HL and BC & IM 2 & Set interrupt mode 2 \\
\hline CPDR & Compare location (HL) and Acc. decrement HL and BC, repeat until BC=0 & IN A, (n) & Load the Acc. with input from device \(n\) \\
\hline \multirow[t]{2}{*}{CPI} & \multirow[t]{2}{*}{Compare location ( HL ) and Acc. increment HL and decrement BC} & IN r, (C) & Load the Reg. \(r\) with input from device (C) \\
\hline & & INC (HL) & Increment location (HL) \\
\hline \multirow[t]{2}{*}{CPIR} & Compare location (HL) and Acc. increment \(H L\), decrement \(B C\) & INC IX & Increment IX \\
\hline & repeat until \(\mathrm{BC}=0\) & INC (IX+d) & Increment location (IX+d) \\
\hline
\end{tabular}

Table A-1. (Continued)
\begin{tabular}{|c|c|c|c|}
\hline INC IY & Increment IY & LD A, (nn) & Load Acc. with location nn \\
\hline INC (IY+d) & Increment location ( \(\mid Y+d\) ) & LD A, R & Load Acc. with Reg. R \\
\hline INC r & Increment Reg. r & \(L D(B C), ~ A\) & Load location (BC) with Acc. \\
\hline INC ss & Increment Reg. pair ss & LD (DE), A & Load location (DE) with Acc. \\
\hline IND & Load location (HL) with input from port (C), decrement HL and B & LD (HL), n
LD dd, \(n n\) & Load location (HL) with value \(n\)
Load Reg. pair dd with value nn \\
\hline \multirow[t]{2}{*}{INDR} & Load location (HL) with input & LD HL, (nn) & Load HL with location (nn) \\
\hline & from port (C), decrement HL and decrement \(B\), repeat until \(B=0\) & LD (HL), r & Load location (HL) with Reg. r \\
\hline & & LD I, A & Load I with Acc. \\
\hline \multirow[t]{2}{*}{INI} & Load location (HL) with input from port (C); and increment HL and decrement \(B\) & LF IX, nn & Load IX with value nn \\
\hline & & LD IX, (nn) & Load IX with location (nn) \\
\hline \multirow[t]{3}{*}{INIR} & Load location (HL) with input from port (C), increment HL & LD ( \(1 X+d), n\) & Load location ( \(1 X+d\) ) with value \(n\) \\
\hline & and decrement \(B\), repeat until & LD ( \(1 X+d), r\) & Load location (IX+d) with Reg. \(r\) \\
\hline & \(B=0\) & LD IY, nn & Load IY with value nn \\
\hline JP (HL) & Unconditional Jump to (HL) & LD IY, (nn) & Load IY with location (nn) \\
\hline JP (IX) & Unconditional Jump to (IX) & \(L D(1 Y+d), n\) & Load location ( \(1 Y+d\) ) with value \(n\) \\
\hline JP (IY) & Unconditonal Jump to (IY) & LD (IY+d), r & Load location (IY+d) with Reg. \(r\) \\
\hline JP cc, nn & Jump to location nn if condition cc is true & \(L D(n n), A\) & Load location (nn) with Acc. \\
\hline \multirow[t]{2}{*}{JP nn} & Unconditional jump to location & LD (nn), dd & Load location (nn) with Reg. pair dd \\
\hline & nn & LD (nn), HL & Load location (nn) with HL \\
\hline JP C, e & Jump relative to PC+e if carry=1 & LD (nn), IX & Load location (nn) with IX \\
\hline JRe & Unconditional Jump relative to PC+e & LD (nn), IY & Load location (nn) with IY \\
\hline JP NC, e & Jump relative to PC+e if carry \(=0\) & LD R, A & Load R with Acc. \\
\hline \multirow[t]{2}{*}{JR NZ, e} & Jump relative to PC+e if non & LD r, (HL) & Load Reg. r with location (HL) \\
\hline & zero ( \(Z=0\) ) & LD r, (IX+d) & Load Reg. r with location (IX+d) \\
\hline JR Z, e & Jump relative to PC+e if zero ( \(Z=1\) ) & LD r, (IY+d) & Load Reg. r with location (IY+d) \\
\hline LD A, (BC) & Load Acc. with location (BC) & LD r, n & Load Reg. r with value n \\
\hline LD A, (DE) & Load Acc. with location (DE) & LD r, r \({ }^{\prime}\) & Load Reg. r with Reg. \(\mathbf{r}^{\prime}\) \\
\hline LD A, I & Load Acc. with I & LD SP, HL & Load SP with HL \\
\hline
\end{tabular}

Table A-1. (Continued)
\begin{tabular}{|c|c|c|c|}
\hline LD SP, IX & Load SP with IX & RES b, m & Reset Bit b of operand m \\
\hline LD SP, IY & Load SP with IY & RET & Return from subroutine \\
\hline LDD & Load location (DE) with location (HL), decrement DE, HL and BC & RET cc & Return from subroutine if condition cc is true \\
\hline LDDR & Load location (DE) with location (HL), decrement DE, HL and BC; repeat until \(B C=0\) & RETI
RETN & Return from interrupt
Return from non maskable interrupt \\
\hline LDI & Load location (DE) with location (HL), increment DE, HL, decrement BC & RL m
RLA & Rotate left through carry operand m
Rotate left Acc. through carry \\
\hline & & RLC (HL) & Rotate location (HL) left circular \\
\hline LDIR & Load location (DE) with location (HL), increment DE, HL, decrement BC and repeat until \(B C=0\) & RLC (IX+d)
RLC (IY+d) & \begin{tabular}{l}
Rotate location (IX+d) left circular \\
Rotate location (IY+d) left circular
\end{tabular} \\
\hline NEG & Negate Acc. (2's complement) & RLC r & Rotate Reg. r left circular \\
\hline NOP & No operation & RLCA & Rotate left circular Acc. \\
\hline OR s & Logical 'OR' or operand s and Acc. & RLD & Rotate digit left and right between Acc. and location (HL) \\
\hline OTDR & Load output port (C) with location \((H L)\) decrement \(H L\) and \(B\), repeat until \(B=0\) & RR m
RRA & Rotate right through carry operand m
Rotate right Acc. through carry \\
\hline OTIR & Load output port (C) with location (HL), increment HL, decrement \(B\), repeat until \(B=0\) & RRC m
RRCA & Rotate operand m right circular
Rotate right circular Acc. \\
\hline OUT (C), r & Load output port (C) with Reg. r & RRD & Rotate digit right and left between \\
\hline OUT (n), A & Load output port ( n ) with Acc. & & Acc. and location (HL) \\
\hline OUTD & Load output port (C) with location \((H L)\), decrement \(H L\) and \(B\) & RST p & Restart to location p \\
\hline OUTI & Load output port (C) with location \((H L)\), increment \(H L\) and decrement B & SBC A,s & Subtract operand s from Acc. with carry \\
\hline POP IX & Load IX with top of stack & SBC HL, ss & Subtract Reg. pair ss from HL with carry \\
\hline POP IY & Load IY with top of stack & SCF & Set carry flag ( \(\mathrm{C}=1\) ) \\
\hline POP qq & Load Reg. pair qq with top of stack & SET b, (HL) & Set Bit b of location (HL) \\
\hline PUSH IX & Load IX onto stack & SET b, (IX+d) & Set Bit b of location (IX+d) \\
\hline PUSH IY & Load IY onto stack & SET b, (IY+d) & Set Bit b of location (IY+d) \\
\hline PUSH qq & Load Reg. pair qq onto stack & SET b, r & Set Bit b of Reg. r \\
\hline
\end{tabular}

Table A-1. (Continued)
\begin{tabular}{llll}
\hline & & \\
SLA \(m\) & Shift operand \(m\) left arithmetic & SUB \(s\) & Subtract operand s from Acc. \\
SRA \(m\) & Shift operand \(m\) right arithmetic & XOR \(s\) & Exclusive 'OR' operand \(s\) and Acc. \\
SRL \(m\) & Shift operand \(m\) right logical & \\
\hline
\end{tabular}

Table A-2. Z80 Operation Codes in Numerical Order
\begin{tabular}{|c|c|c|c|c|c|}
\hline OBJECT CODE & \multicolumn{2}{|r|}{INSTRUCTION} & OBJECT CODE & \multicolumn{2}{|l|}{INSTRUCTION} \\
\hline 00 & NOP & & 19 & ADD & HL, DE \\
\hline 01 yyyy & LD & BC, data 16 & 1A & LD & A, (DE) \\
\hline 02 & LD & (BC). A & 1B & DEC & DE \\
\hline 03 & INC & BC & 1 C & INC & E \\
\hline 04 & INC & B & 10 & DEC & E \\
\hline 05 & DEC & B & 1 Eyy & LD & E, data \\
\hline 06 yy & LD & B.data & 1 F & RRA & \\
\hline 07 & RLCA & & 20 disp-2 & JR & NZ, disp \\
\hline 08 & EX & AF, AF' & 21 yvyy & LD & HL, data 16 \\
\hline 09 & ADD & HL, BC & 22 ppqq & LD & (addr), HL \\
\hline OA & LD & A, (BC) & 23 & INC & HL \\
\hline OB & DEC & BC & 24 & INC & H \\
\hline OC & INC & C & 25 & DEC & H \\
\hline OD & DEC & C & 26 yy & LD & H, data \\
\hline OE yy & LD & C. data & 27 & DAA & \\
\hline OF & RRCA & & 28 disp-2 & JR & Z,disp \\
\hline 10 disp-2 & DJNZ & disp & 29 & ADD & HL, HL \\
\hline 11 yyyy & LD & DE, data 16 & 2A ppqq & LD & HL,(addr) \\
\hline 12 & LD & (DE).A & 2 B & DEC & HL \\
\hline 13 & INC & DE & 2 C & INC & L \\
\hline 14 & INC & D & 2D & DEC & L \\
\hline 15 & DEC & D & 2 E & LD & L.data \\
\hline 16 yy & LD & D.data & 2 F & CPL & \\
\hline 17 & RLA & & 30 disp-2 & JR & NC, disp \\
\hline 18 disp-2 & JR & disp & 31 yyyy & LD & SP, data 16 \\
\hline
\end{tabular}

Table A-2. (Continued)
\begin{tabular}{|c|c|c|}
\hline OBJECT CODE & \multicolumn{2}{|l|}{INSTRUCTION} \\
\hline 32 ppqq & LD & (addr), A \\
\hline 33 & INC & SP \\
\hline 34 & INC & (HL) \\
\hline 35 & DEC & (HL) \\
\hline 36 yy & LD & (HL) data \\
\hline 37 & SCF & \\
\hline 38 & JR & C.disp \\
\hline 39 & ADD & HL.SP \\
\hline 3 A ppqq & LD & A, (addr) \\
\hline 3B & DEC & SP \\
\hline 3 C & INC & A \\
\hline 3D & DEC & A \\
\hline 3 E yy & LD & A data \\
\hline 3F & CCF & \\
\hline 4 Osss & LD & B,reg \\
\hline 46 & LD & B. \({ }^{\text {HL) }}\) \\
\hline 4 1sss & LD & C.reg \\
\hline 4E & LD & C. (HL) \\
\hline 5 Osss & LD & D.reg \\
\hline 56 & LD & D. (HL) \\
\hline 5 1sss & LD & E,reg \\
\hline 5 E & LD & E. HL ) \\
\hline 6 Osss & LD & H.reg \\
\hline 66 & LD & H. (HL) \\
\hline 6 1sss & LD & L, reg \\
\hline 6 E & LD & L.(HL) \\
\hline 7 Osss & LD & (HL) reg \\
\hline 76 & HALT & \\
\hline 7 1sss & LD & A.reg \\
\hline 7E & LD & A (HL) \\
\hline 80 rrr & ADD & A.reg \\
\hline 86 & ADD & A, (HL) \\
\hline 81 rrr & ADC & A.reg \\
\hline 8E & ADC & A, (HL) \\
\hline 9 Orrr & SUB & reg \\
\hline 96 & SUB & (HL) \\
\hline 91 rrr & SBC & A,reg \\
\hline 9 E & SBC & A, (HL) \\
\hline A Orrr & AND & reg \\
\hline A6 & AND & ( HL ) \\
\hline A 1rrr & XOR & reg \\
\hline AE & XOR & ( HL ) \\
\hline B Orrr & OR & reg \\
\hline B6 & OR & ( HL ) \\
\hline B 1 rrr & CP & reg \\
\hline BE & CP & (HL) \\
\hline C0 & RET & NZ \\
\hline C1 & POP & BC \\
\hline C2 ppqq & JP & NZ, addr \\
\hline C3 ppqq & JP & addr \\
\hline C4 ppqq & CALL & NZ, addr \\
\hline C5 & PUSH & BC \\
\hline C6 yy & ADD & A, data \\
\hline C7 & RST & 00 H \\
\hline C8 & RET & ? \\
\hline C9 & RET & \\
\hline CA ppqq & JP & Z, addr \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|}
\hline OBJECT CODE & \multicolumn{2}{|r|}{INSTRUCTION} \\
\hline CB 0 Orrr & RLC & reg \\
\hline CB 06 & RLC & ( HL ) \\
\hline CB 01 rrr & RRC & reg \\
\hline CB OE & RRC & (HL) \\
\hline CB 1 Orrr & RL & reg \\
\hline CB 16 & RL & ( HL ) \\
\hline CB 1 1rrr & RR & reg \\
\hline CB 1E & RR & ( HL ) \\
\hline CB 2 Orrr & SLA & reg \\
\hline CB 26 & SLA & (HL) \\
\hline CB 21 rrr & SRA & reg \\
\hline CB 2E & SRA & ( HL ) \\
\hline CB 31 rrr & SRL & reg \\
\hline CB 3E & SRL & ( HL ) \\
\hline CB 01bbbrrr & BIT & b,reg \\
\hline CB 01 bbb 110 & BIT & b. HL ) \\
\hline CB 10bbbrrr & RES & b.reg \\
\hline CB 10bbb 110 & RES & b. (HL) \\
\hline CB 11 bbbrrr & SET & b.reg \\
\hline CB 11bbb 110 & SET & b. \((\mathrm{HL})\) \\
\hline CC ppqq & CALL & Z, addr \\
\hline CD ppqq & CALL & addr \\
\hline CE yy & ADC & A, data \\
\hline CF & RST & 08H \\
\hline D0 & RET & NC \\
\hline D1 & POP & DE \\
\hline D2 ppqq & JP & NC, addr \\
\hline D3 yy & OUT & (port), A \\
\hline D4 ppqq & CALL & NC, addr \\
\hline D5 & PUSH & DE \\
\hline D6 yy & SUB & data \\
\hline D7 & RST & 10 H \\
\hline D8 & RET & C \\
\hline D9 & EXX & \\
\hline DA ppqq & JP & C. addr \\
\hline DB yy & IN & A. (port) \\
\hline DC ppqq & CALL & C, addr \\
\hline DD 00xx 9 & ADD & IX, pp \\
\hline DD 21 yyyy & LD & IX, data 16 \\
\hline DD 22 ppqq & LD & (addr), IX \\
\hline DD 23 & INC & IX \\
\hline DD 2A ppqq & LD & IX, (addr) \\
\hline DD 2B & DEC & IX \\
\hline DD 34 disp & INC & (IX + dısp) \\
\hline DD 35 disp & DEC & (IX C dısp) \\
\hline DD 36 disp yy & LD & (IX + dısp), data \\
\hline DD 01ddd 110 disp & LD & reg,(IX + disp) \\
\hline DD 7 Osss disp & LD & (IX + dısp), reg \\
\hline DD 86 disp & ADD & A, (IX + disp) \\
\hline DD 8E disp & ADC & A, (IX + disp) \\
\hline DD 96 disp & SUB & (IX + disp) \\
\hline DD 9E disp & SBC & A, ( \(1 \mathrm{X}+\mathrm{d}\) ısp) \\
\hline DD A6 disp & AND & ( \(1 \mathrm{X}+\mathrm{d} \stackrel{s}{ }\) ) \\
\hline DD AE disp & XOR & ( \(\mathrm{I} X+\mathrm{dısp}\) ) \\
\hline DD B6 disp & OR & ( \(1 \mathrm{X}+\mathrm{d} \stackrel{s p}{ }\) ) \\
\hline DD BE disp & CP & (IX + dısp) \\
\hline DD CB disp 06 & RLC & ( X + dısp) \\
\hline
\end{tabular}

Table A-2. (Continued)
\begin{tabular}{|c|c|c|}
\hline \multirow[t]{2}{*}{\begin{tabular}{l}
OBJECT CODE \\
DD CB disp OE
\end{tabular}} & \multicolumn{2}{|r|}{INSTRUCTION} \\
\hline & RRC & ( \(1 X+\) disp) \\
\hline DD CB disp 16 & RL & ( \(1 X+\) dısp) \\
\hline DD CB disp 1E & RR & ( \(1 X+\) disp) \\
\hline DD CB disp 26 & SLA & ( \(1 \mathrm{X}+\mathrm{disp}\) ) \\
\hline DD CB disp 2E & SRA & ( \(1 \mathrm{X}+\mathrm{disp}\) ) \\
\hline DD CB disp 3E & SRL & ( \(1 \mathrm{X}+\mathrm{disp}\) ) \\
\hline DD CB disp 01bbb 110 & BIT & b, (IX + disp) \\
\hline DD CB disp 10bbb 110 & RES & b. \((1 X+\) disp) \\
\hline DD CB disp 11 bbb 110 & SET & b. \((1 X+d i s p)\) \\
\hline DDE1 & POP & IX \\
\hline DD E3 & EX & (SP).IX \\
\hline DD E5 & PUSH & IX \\
\hline DD E9 & JP & (IX) \\
\hline DD F9 & LD & SP.IX \\
\hline DE yy & SBC & A data \\
\hline DF & RST & 18 H \\
\hline EO & RET & PO \\
\hline E1 & POP & HL \\
\hline E2 ppqq & JP & PO.addr \\
\hline E3 & EX & (SP), HL \\
\hline E4 ppqq & CALL & PO,addr \\
\hline E5 & PUSH & HL \\
\hline E6 yy & AND & data \\
\hline E7 & RST & 2 H \\
\hline E8 & RET & PE \\
\hline E9 & JP & (HL) \\
\hline EA ppqq & JP & PE, addr \\
\hline EB & EX & DE.HL \\
\hline EC ppqq & CALL & PE,addr \\
\hline ED 01ddd000 & IN & reg.(C) \\
\hline ED 01sss001 & OUT & (C).reg \\
\hline ED 01xx 2 & SBC & HL,rp \\
\hline ED 01xx 3 ppqq & LD & (addr).rp \\
\hline ED 44 & NEG & \\
\hline ED 45 & RETN & \\
\hline ED 010nn 110 & IM & m \\
\hline ED 47 & LD & I, A \\
\hline ED 01xx \(=\) A & ADC & HL,rp \\
\hline ED 01xx B ppqq & LD & rp,(addr) \\
\hline ED 4D & RETI & \\
\hline ED 4F & LD & R,A \\
\hline ED 57 & LD & A, 1 \\
\hline ED 5F & LD & A, R \\
\hline ED 67 & RRD & \\
\hline ED 6F & RLD & \\
\hline ED A0 & LDI & \\
\hline ED A1 & CPI & \\
\hline ED A2 & INI & \\
\hline ED A3 & OUTI & \\
\hline ED A8 & LDD & \\
\hline ED A9 & CPD & \\
\hline ED AA & IND & \\
\hline ED AB & OUTD & \\
\hline ED B0 & LDIR & \\
\hline ED B1 & CPIR & \\
\hline ED B2 & INIR & \\
\hline ED B3 & OTIR & \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|}
\hline OBJECT CODE & \multicolumn{2}{|r|}{INSTRUCTION} \\
\hline ED B8 & LDDR & \\
\hline ED B9 & CPDR & \\
\hline ED BA & INDR & \\
\hline ED BB & OTDR & \\
\hline EE yy & XOR & data \\
\hline EF & RST & 28H \\
\hline FO & RET & P \\
\hline F1 & POF & AF \\
\hline F2 ppqq & JP & P.addr \\
\hline F3 & DI & \\
\hline F4 ppqq & CALL & P.addr \\
\hline F5 & PUSH & AF \\
\hline F6 yy & OR & data \\
\hline F7 & RST & 30 H \\
\hline F8 & RET & M \\
\hline F9 & LD & SP.HL \\
\hline FA ppqq & JP & M, addr \\
\hline FB & El & \\
\hline FC ppqq & CALL & M addr \\
\hline FD 00xx 9 & ADD & MY.rr \\
\hline FD 21 yyyy & LD & IY.data 16 \\
\hline FD 22 ppqq & LD & (addr).IY \\
\hline FD 23 & INC & IY \\
\hline FD 2A ppqq & LD & IY.(addr) \\
\hline FD 2B & DEC & IY \\
\hline FD 34 disp & INC & \((\mathbb{Y}+\mathrm{d}\) (sp) \\
\hline FD 35 disp & DEC & ( Y + disp) \\
\hline FD 36 disp yy & LD & ( I Y + disp), data \\
\hline FD 01ddd 110 disp & LD & reg. (IY + disp) \\
\hline FD 7 Osss disp & LD & ( \(1 \mathrm{Y}+\mathrm{disp}\) ), reg \\
\hline FD 86 disp & ADD & A. (IY + disp) \\
\hline FD 8E disp & ADC & A, (IY + disp) \\
\hline FD 96 disp & SUB & ( \(\mathrm{Y}+\mathrm{d}\) disp) \\
\hline FD 9E disp & SBC & A. \((1 Y+\) disp \()\) \\
\hline FD A6 disp & AND & ( \(\mathrm{Y}+\mathrm{disp}\) ) \\
\hline FD AE disp & XOR & ( \(Y\) + disp) \\
\hline FD B6 disp & OR & ( \(\mid Y+\) disp) \\
\hline FD BE disp & CP & ( 1 Y + disp) \\
\hline FD CB disp 06 & RLC & ( \(1 Y+\) disp) \\
\hline FD CB disp OE & RRC & ( \(1 Y+d i s p\) ) \\
\hline FD CB disp 16 & RL & ( \(1 Y+d\) dsp) \\
\hline FD CB disp 1E & RR & ( \(Y\) + disp) \\
\hline FD CB disp 26 & SLA & ( \(1 Y+d \mathrm{dsp}\) ) \\
\hline FD CB disp 2E & SRA & ( \(1 Y+\) disp) \\
\hline FD CB disp 3E & SRL & ( \(\mid Y+d i s p\) ) \\
\hline FD CB disp 01 bbb 110 & BIT & b. \((1 Y+\) disp) \\
\hline FD CB disp 10bbb 110 & RES & b. (IY + disp) \\
\hline FD CB disp 11 bbb 110 & SET & b, (IY + disp) \\
\hline FDE1 & POP & IY \\
\hline FD E3 & EX & (SP), IY \\
\hline FD E5 & PUSH & IY \\
\hline FD E9 & JP & (IY) \\
\hline FD F9 & LD & SP.IY \\
\hline FE yy & CP & data \\
\hline FF & RST & 38 H \\
\hline
\end{tabular}

Table A-3. Z80 8-Bit Load Instructions


Notes: r, r'means any of the registers A, B, C, D, E, H, L
IFF the content of the interrupt enable flip-flop (IFF) is copied into the \(\mathrm{P} / \mathrm{V}\) flag

Flag Notation: - flag not affected, \(0=\) flag reset, \(1=\) flag set, \(X=\) flag is unknown,
\(\uparrow=\) flag is affected according to the result of the operation.

Table A-4. Z80 16-Bit Load Instructions


Table A-5. Z80 Exchange, Block Transfer, and Block Search Instructions


Table A-6. Z80 8-Bit Arithmetic and Logical Instructions


Notes: The V symbol in the P/V flag column indicates that the P!V flag contains the overflow of the result of the operation Similarly the \(P\) symbol indicates parity. \(V=1\) means overflow, \(V=0\) means not overflow. \(P=1\) means parity of the result is even, \(\mathbf{P}=0\) means panty of the result is odd.

Flag Notation: \(\bullet=\) flag not affected, \(0=\) flag reset, \(i=\) flag set, \(X=\) flag is unknown.
\(\ddagger=\) flag is affected according to the result of the operation.

Table A-7. Z80 General-Purpose Arithmetic and CPU Control


Notes: IFF indicates the interrupt enable flip-flop CY indicates the carry flip-flop.

Flag Notation: \(\bullet=\) flag not affected, \(0=\) flag reset, \(1=\) flag set, \(X=\) flag is unknown, \(\uparrow=\) flag is affected according to the result of the operation.

Table A-8. Z80 16-Bit Arithmetic Instructions


Notes: ss is any of the register pairs BC, DE, HL, SP pp is any of the register pairs \(B C, D E, I X, S P\) rr is any of the register pairs BC, DE, IY, SP.

Flag Notation: \(\bullet=\) flag not affected, \(0=\) tlag reset, \(I=\) flag set,\(X=\) flag is unknown. \(\ddagger=\) flag is affected according to the result of the operation.

Table A-9. Z80 Rotate and Shift Instructions


Table A-10. Z80 Bit Manipulation Instructions


Notes: The notation \(s_{b}\) indicates bit \(b(0\) to 7\()\) or location \(s\).
Flag Notation: - flag not affected, \(0=\) flag reset, \(1=\) flag set. \(X=\) flag is unknown, \(f=\) flag is affected according to the result of the operation.

Table A-11. Z80 Jump Instructions


Table A-12. Z80 Call and Return Instructions


Flag Notation: \(\quad=\) flag not affected, \(0=\) flag reset, \(1=\) flag set, \(X=\) flag is unknown \(\ddagger=\) flag is affected according to the result of the operation.

Table A-13. Z80 I/O Instructions


Table A-14. Summary of Z80 Flag Operations
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline Instruction & C & 2 & & & & N & & H & Comments \\
\hline ADD A, s; ADC A,s & \(\uparrow\) & \(\downarrow\) & & V & \(\uparrow\) & 0 & & \(\downarrow\) & 8 -bit add or add with carry \\
\hline SUB s; SBC A, s, CP s, NEG & \(\uparrow\) & \(\uparrow\) & V & V & \(\downarrow\) & 1 & & \(\downarrow\) & 8 -bit subtract, subtract with carry, compare and negate accumulator \\
\hline AND s & 0 & \(\downarrow\) & \(\mathbf{P}\) & P & \(\ddagger\) & 0 & & 1 & Logical operations \\
\hline OR s; XOR s & 0 & 1 & P & P & \(\uparrow\) & 0 & & 0 & And set's different flags \\
\hline INC s & \(\bullet\) & 1 & V & V & \(\uparrow\) & 0 & & \(\downarrow\) & 8-bit increment \\
\hline DEC m & \(\bullet\) & \(\uparrow\) & V & V & \(\uparrow\) & 1 & & \(\downarrow\) & 8 -bit decrement \\
\hline ADD DD, ss & \(\downarrow\) & - & - & - & \(\bullet\) & 0 & & X & 16-bit add \\
\hline ADC HL, ss & \(\uparrow\) & \(\downarrow\) & V & V & \(\downarrow\) & 0 & & X & 16-bit add with carry \\
\hline SBC HL, ss & \(\uparrow\) & \(\pm\) & V & V & \(\downarrow\) & 1 & & X & 16-bit subtract with carry \\
\hline RLA; RLCA, RRA, RRCA & \(\downarrow\) & - & - & - & - & 0 & & 0 & Rotate accumulator \\
\hline RL m; RLC m; RR m; RRC m SLA m; SRA m; SRL m & \(\downarrow\) & \(\downarrow\) & P & P & \(\downarrow\) & 0 & & 0 & Rotate and shift location m \\
\hline RLD, RRD & - & \(\downarrow\) & P & P & \(\uparrow\) & 0 & & 0 & Rotate digit left and right \\
\hline DAA & \(\ddagger\) & 1 & P & P & \(\downarrow\) & - & & \(\ddagger\) & Decimal adjust accumulator \\
\hline CPL & \(\bullet\) & - & - & - & - & 1 & & 1 & Complement accumulator \\
\hline SCF & 1 & - & - & - & - & 0 & & 0 & Set carry \\
\hline CCF & \(\downarrow\) & - & - & - & - & 0 & & X & Complement carry \\
\hline IN r, (C) & \(\bullet\) & \(\downarrow\) & P & P & \(\uparrow\) & 0 & & 0 & Input register indirect \\
\hline INI; IND; OUTI; OUTD & - & \(\downarrow\) & X & X & X & X 1 & & X & Block input and output \\
\hline INIR; INDR; OTIR; OTDR & \(\bullet\) & 1 & X & X & X & 1 & & X & \(\mathrm{Z}=0\) if \(\mathrm{B} \neq 0\) otherwise \(\mathrm{Z}=1\) \\
\hline LDI, LDD & - & X & \(\downarrow\) & + & X & 0 & & 0 & Block transfer instructions \\
\hline LDIR, LDDR & - & X & 0 & - & & 0 & & 0 & \(\mathrm{P} / \mathrm{V}=1\) if \(\mathrm{BC} \neq 0\), otherwise \(\mathrm{P} / \mathrm{V}=0\) \\
\hline CPI, CPIR, CPD, CPDR & \(\bullet\) & \(\uparrow\) & \(\downarrow\) & \(\downarrow\) & \(\downarrow\) & 1 & & X & Block search instructions
\[
\begin{aligned}
& Z=1 \text { if } A=(H L) \text {, otherwise } Z=0 \\
& P / V=1 \text { if } B C \neq 0 \text {, otherwise } P / V=0
\end{aligned}
\] \\
\hline LD A, I; LD A, R & - & & & & & 0 & & 0 & The content of the interrupt enable flip-flop (IFF) is copied into the \(\mathrm{P} / \mathrm{V}\) flag \\
\hline BIT b, s & \(\bullet\) & \(\uparrow\) & X & X & X & 0 & & 1 & The state of bit b of location s is copied into the Z flag \\
\hline NEG & \(\downarrow\) & \(\uparrow\) & V & 11 & \(\downarrow\) & , & & \(\downarrow\) & Negate accumulator \\
\hline
\end{tabular}

The following notation is used in this table:
\begin{tabular}{ll} 
Symbol & \multicolumn{1}{c}{ Operation } \\
C & \begin{tabular}{l} 
Carry/link flag. \(\mathrm{C}=1\) if the operation produced a carry from the MSB of the operand or result.
\end{tabular} \\
Z & \begin{tabular}{l} 
Zero flag. \(\mathrm{Z}=1\) if the result of the operation is zero.
\end{tabular} \\
S & \begin{tabular}{l} 
Sign flag. \(\mathrm{S}=1\) if the MSB of the result is one.
\end{tabular} \\
\(\mathrm{P} / \mathrm{V}\) & \begin{tabular}{l} 
Parity or overflow flag. Parity (P) and overflow (V) share the same flag. Logical operations affect this flag \\
with the parity of the result while arithmetic operations affect this flag with the overflow of the result. If \(\mathrm{P} / \mathrm{V}\)
\end{tabular} \\
& \begin{tabular}{l} 
holds parity, \(\mathrm{P} / \mathrm{V}=1\) if the result of the operation is even, \(\mathrm{P} / \mathrm{V}=0\) if result is odd. If \(\mathrm{P} / \mathrm{V}\) holds overflow, \(\mathrm{P} / \mathrm{V}=1\)
\end{tabular} \\
if the result of the operation produced an overflow.
\end{tabular}

Table A-15. Summary of Z80 Restart Instructions


Table A-16. Summary of the Z80 Assembler

\section*{ASSEMBLER FIELD STRUCTURE}

The assembly language instructions have the standard field structure (see Table 2-1). The required delimiters are:
1) A colon after a label, except for the pseudo-operations EQU, DEFL, and MACRO, which require a space.
2) A space after the operation code.
3) A comma between operands in the operand field. (Remember this one!)
4) A semicolon before a comment.
5) Parentheses around memory references.

\section*{LABELS}

The assembler allows six characters in labels; the first character must be a letter, while subsequent characters must be letters, numbers, ?, or the underbar character (_). We will use only capital letters or numbers, although some versions of the assembler allow lower-case letters and other symbols.

\section*{RESERVED NAMES}

Some names are reserved as keywords and should not be used by the programmer. These are the register names (A, B, C, D, E, H, L, I, R), the double register names (IX, IY, SP), the register names (AF, BC, DE, HL, AF', BC', DE', HL'), and the states of the four testable flags (C, NC, Z, NZ, M, P, PE, PO).

\section*{PSEUDO-OPERATIONS}

The assembler has the following basic pseudo-operations:
\begin{tabular}{lll} 
DEFB or DB & - & DEFINE BYTE \\
DEFL & - & DEFINE LABEL \\
DEFM & - & DEFINE STRING \\
DEFS or DS & - & DEFINE STORAGE \\
DEFW or DW & - & DEFINE WORD \\
END & - & END \\
EQU & - & EQUATE \\
ORG & - & ORIGIN
\end{tabular}

\section*{ADDRESSES}

The Zilog Z80 assembler allows entries in the address field in any of the following forms:
1) Decimal (the default case) Example: 1247
2) Hexadecimal (must start with a digit and end with an H ) Examples 142CH. OE7H
3) Octal (must end with O or Q , but Q is far less confusing) Example: 12470 or 12470
4) Binary (must end with B) Example: 1001001000111B
5) ASCII (enclosed in single quotation marks) Example: 'HERE
6) As an offset from the Program Counter (\$)

Example: \(\$+237 \mathrm{H}\)

\section*{Appendix B Programming Reference for the Z80 PIO Device}


Figure B-1. PIO pin assignments


Figure B-2. Block diagram of the PIO


Figure B-3. Block diagram of PIO port I/O
\begin{tabular}{|c|c|l|}
\hline \multicolumn{2}{c|}{ Register Selection } \\
\hline \multicolumn{2}{|c|}{ Select Lines } & \multirow{2}{*}{ Register Selected } \\
\hline C/D & B/A & \\
\hline 0 & 0 & A Data \\
0 & 1 & B Data \\
1 & 0 & A Control \\
1 & 1 & B Control \\
\hline
\end{tabular}

Mode Control Word

\begin{tabular}{llll}
0 & 0 & Mode 0 & Output \\
0 & 1 & Mode 1 & Input \\
1 & 0 & Mode 2 & Bidirectional \\
1 & 1 & Mode 3 & Bit Control
\end{tabular}

Interrupt Control Word

*Note: The Port is not enabled until the interrupt enable is followed by an active M1.

\section*{Interrupt Vector Word}


Mask Control Word


Interrupt Disable Word


Figure B-4. Programming summary for the PIO
\begin{tabular}{|c|c|l|}
\hline M1 & M0 & \multicolumn{1}{|c|}{ Mode } \\
\hline 0 & 0 & Output \\
0 & 1 & Input \\
1 & 0 & Bidirectional \\
1 & 1 & Bit Control \\
\hline
\end{tabular}


When selecting Mode 3 , the next byte must set the I/O Register:

\(1 / \mathrm{O}=1\) Sets bit to input \(\mathrm{I} / \mathrm{O}=0\) Sets bit to output
\begin{tabular}{|c|l|ll|}
\hline PIO Mode & \multicolumn{1}{|c|}{ Meaning } & \multicolumn{2}{|l|}{ Control Word } \\
\hline & & \multicolumn{2}{|c|}{ (Binary) } \\
\hline & Hex) \\
0 & Output & 00001111 & 0 F \\
1 & Input & 01001111 & 4 F \\
2 & Bidirectional & 10001111 & 8 F \\
3 & Control & 11001111 & CF \\
\hline
\end{tabular}

Note that bits 4 and 5 are not used and could have any values.

Figure B-5. Mode control for the PIO


Figure B-6. Interrupt vector loading format for the PIO


Figure B-7. Mode selection format for the PIO


Figure B-8. Interrupt enable/disable format for the PIO


Figure B-9. Interrupt condition-setting format for the PIO (mode 3 only)

Table B-1. PIO Select Logic
\begin{tabular}{|c|c|c|l|}
\hline \multicolumn{3}{|c|}{ Signal } & \multirow{2}{*}{ Selected Location } \\
\hline\(\overline{\mathbf{C E}}\) & \(\mathbf{B} / \overline{\mathbf{A}} \mathbf{~ S E L}\) & \(\mathbf{C} / \overline{\mathbf{D}}\) SEL & \\
\hline 0 & 0 & 0 & Port A data buffer \\
0 & 0 & 1 & Port A control buffer \\
0 & 1 & 0 & Port B data buffer \\
0 & 1 & 1 & Port B control buffer \\
1 & X & X & Device not selected \\
& & & \\
\hline
\end{tabular}

Table B-2. Addressing of PIO Control Registers
\begin{tabular}{|l|l|}
\hline \multicolumn{1}{|c|}{ Register } & \multicolumn{1}{c|}{ Addressing } \\
\hline Mode control & \(\mathrm{D}_{3}=\mathrm{D}_{2}=\mathrm{D}_{1}=\mathrm{D}_{0}=1\) \\
Input/Output control & Next byte after mode control \\
sets mode 3 \\
Mask control register & \(\mathrm{D}_{3}=0, \mathrm{D}_{2}=\mathrm{D}_{1}=\mathrm{D}_{0}=1\) \\
Interrupt mask register & \begin{tabular}{l} 
Next byte after mask control \\
\\
register accessed with \(D_{4}=1\) \\
Interrupt enable \\
Interrupt vector
\end{tabular} \(\mathrm{D}_{3}=\mathrm{D}_{2}=0, \mathrm{D}_{1}=\mathrm{D}_{0}=1\) \\
\(\mathrm{D}_{0}=1\) \\
\hline
\end{tabular}

\section*{Appendix C ASCII Character Set}
\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multicolumn{2}{|l|}{} & \[
\begin{gathered}
\mathbf{0} \\
\mathbf{0 0 0}
\end{gathered}
\] & \[
\begin{gathered}
1 \\
001
\end{gathered}
\] & \[
\begin{gathered}
2 \\
010
\end{gathered}
\] & \[
\begin{gathered}
3 \\
011
\end{gathered}
\] & \[
\begin{gathered}
4 \\
100
\end{gathered}
\] & \[
\begin{gathered}
5 \\
101
\end{gathered}
\] & \[
\begin{gathered}
6 \\
110
\end{gathered}
\] & \[
\begin{gathered}
7 \\
111
\end{gathered}
\] \\
\hline 0 & 0000 & NUL & DLE & SP & 0 & @ & P & - & p \\
\hline 1 & 0001 & SOH & DC1 & ! & 1 & A & Q & a & q \\
\hline 2 & 0010 & STX & DC2 & " & 2 & B & R & b & r \\
\hline 3 & 0011 & ETX & DC3 & \# & 3 & C & S & c & S \\
\hline 4 & 0100 & EOT & DC4 & \$ & 4 & D & T & d & \(t\) \\
\hline 5 & 0101 & ENQ & NAK & \% & 5 & E & U & e & u \\
\hline 6 & 0110 & ACK & SYN & \& & 6 & F & V & f & v \\
\hline 7 & 0111 & BEL & ETB & & 7 & G & W & g & w \\
\hline 8 & 1000 & BS & CAN & ( & 8 & H & X & h & x \\
\hline 9 & 1001 & HT & EM & ) & 9 & I & Y & i & y \\
\hline A & 1010 & LF & SUB & * & : & J & Z & j & z \\
\hline B & 1011 & VT & ESC & + & ; & K & [ & k & \} \\
\hline C & 1100 & FF & FS & & < & L & 1 & 1 & 1 \\
\hline D & 1101 & CR & GS & - & \(=\) & M & ] & m & \{ \\
\hline E & 1110 & SO & RS & - & > & N & \(\wedge\) & n & \(\sim\) \\
\hline F & 1111 & SI & US & 1 & ? & O & - & 0 & DEL \\
\hline
\end{tabular}

\section*{Glossary}

\section*{A}

Absolute address. An address that identifies a storage location or an I/O device without the use of a base, offset, or other factor. See also Effective address, Relative offset.

Absolute addressing. An addressing mode in which the instruction contains the actual address required for its execution, as opposed to modes in which the instruction contains a relative offset or identifies a base register.

Accumulator. A register that is the implied source of one operand and the destination of the result in most arithmetic and logical operations.

Active transition. The edge on a strobe line that sets an indicator. The alternatives are a negative edge ( 1 to 0 transition) or a positive edge ( 0 to 1 transition).

Address. The identification code that distinguishes one memory location or I/O port from another and that can be used to select a specific one.

Addressing mode. The method for specifying the addresses to be used in executing an instruction. Common addressing modes are direct, immediate, indexed, indirect, and relative.

Address register. A register that contains a memory address.
Address space. The total range of addresses to which a particular computer may refer.
\(A L U\). See Arithmetic-logic unit.
Arithmetic-logic unit (ALU). A device that can perform a variety of arithmetic and logical functions; function inputs select which one the device performs during a particular cycle.

Arithmetic shift. A shift operation that keeps the sign (most significant) bit the same. In a right shift, this results in copies of the sign bit moving right (called sign extension).

Arm. Usually refers specifically to interrupts. See Enable.
Array. A collection of related data items, usually stored in consecutive memory addresses.

ASCII (American Standard Code for Information Interchange). A 7-bit character code widely used in computers and communications.

Assembler. A computer program that converts assembly language programs into a form (machine language) that the computer can execute directly. The assembler translates mnemonic operation codes and names into their numerical equivalents and assigns locations in memory to data and instructions.

Assembly language. A computer language in which the programmer can use mnemonic operation codes, labels, and names to refer to their numerical equivalents.

Asynchronous. Operating without reference to an overall timing source, that is, at irregular intervals.

Autodecrementing. The automatic decrementing of an address register as part of the execution of an instruction that uses it.

Autoincrementing. The automatic incrementing of an address register as part of the execution of an instruction that uses it.

Automatic mode (of a peripheral chip). An operating mode in which the peripheral chip produces control signals automatically without specific program intervention.

\section*{B}

Base address. The address in memory at which an array or table starts. Also called starting address or base.

Baud. A measure of the rate at which serial data is transmitted; bits per second, including both data bits and bits used for synchronization, error checking, and other purposes. Common baud rates are 110, 300, 1200, 2400, 4800, 9600, and 19,200.

Baud rate generator. A device that generates the proper time intervals between bits for serial data transmission.
\(B C D\) (Binary-Coded Decimal). A representation of decimal numbers in which each decimal digit is coded separately into a binary number.

Bidirectional. Capable of transporting signals in either direction.

\section*{Binary-coded decimal. See BCD.}

Binary search. A search method that divides the set of items to be searched into two equal (or nearly equal) parts in each iteration. The part containing the item being sought is determined and then used as the set in the next iteration. Each iteration of a binary search thus halves the size of the set being searched. This method obviously assumes an ordered set of items.

BIOS (Basic Input/Output System). The part of CP/M that allows the operating system to use the I/O devices for a particular computer. The computer manufacturer or dealer typically supplies the BIOS; Digital Research, the originator of CP/M, provides only a sample BIOS with comments.

Bit test. An operation that determines whether a bit is 0 or 1 . Usually refers to a logical AND operation with an appropriate mask.

Block. An entire group or section, such as a set of registers or a section of memory.
Block comparison (or block compare). A search that extends through a block of memory until either the item being sought is found or the entire block is examined.

Block move. Moving an entire set of data from one area of memory to another.
Block search. See Block comparison.
Boolean variable. A variable that has only two possible values, which may be represented as true and false or as 1 and 0. See also Flag.

Borrow. A bit that is set to 1 if a subtraction produces a negative result and to 0 if it produces a positive or zero result. The borrow is commonly used to subtract numbers that are too long to be handled in a single operation.

Bounce. Move back and forth between states before reaching a final state. Usually refers to mechanical switches that do not open or close cleanly, but rather move back and forth between positions for a while before settling down.

Branch instruction. See Jump instruction.
Breakpoint. A condition specified by the user under which program execution is to end temporarily, used as an aid in debugging programs. The specification of the conditions under which execution will end is referred to as setting breakpoints, and the deactivation of those conditions is referred to as clearing breakpoints.

BSC (Binary Synchronous Communications or Bisync). An older line protocol often used by IBM computers and terminals.

Bubble sort. A sorting technique that works through the elements of an array consecutively, exchanging an element with its successor if they are out of order.

Buffer. Temporary storage area generally used to hold data before they are transferred to their final destinations.

Buffer empty. A signal that is active when all data entered into a buffer or register have been transferred to their final destinations.

Buffer full. A signal that is active when a buffer or register is completely occupied with data that have not been transferred to their final destinations.

Buffer index. The index of the next available address in a buffer.
Buffer pointer. A storage location that contains the next available address in a buffer.
Bug. An error or flaw in a program.
Byte. A unit of eight bits. May be described as consisting of a high nibble or digit (the four most significant bits) and a low nibble or digit (the four least significant bits).

Byte-length. A length of eight bits per item.

\section*{C}

Call (a subroutine). Transfer control to a subroutine while retaining the information required to resume the current program. A call differs from a jump or branch in that a call remembers the previous position in the program, whereas a jump or branch does not.

Carry. A bit that is 1 if an addition overflows into the succeeding digit position.
Carry flag. A flag that is 1 if the last operation generated a carry from the most significant bit and 0 if it did not.

CASE statement. A statement in a high-level computer language that directs the computer to perform one of several subprograms, depending on the value of a variable. That is, the computer performs the first subprogram if the variable has the first value specified, and so on. The computed GO TO statement serves a similar function in FORTRAN.

Central processing unit (CPU). The control section of the computer; the part that controls its operations, fetches and executes instructions, and performs arithmetic and logical functions.

Checksum. A logical sum that is included in a block of data to guard against recording or transmission errors. Also referred to as longitudinal parity or longitudinal redundancy check (LRC).

Circular shift. See Rotate.

Cleaning the stack. Removing unwanted items from the stack, usually by adjusting the stack pointer.

Clear. Set to zero.
Clock. A regular timing signal that governs transitions in a system.
Close (a file). To make a file inactive. The final contents of the file are the last information the user stored in it. The user must generally close a file after working with it.

Coding. Writing instructions in a computer language.
Combo chip. See Multifunction device.
Command register. See Control register.
Comment. A section of a program that has no function other than documentation. Comments are neither translated nor executed, but are simply copied into the program listing.

Complement. Invert; see also One's complement, Two's complement.
Concatenation. Linking together, chaining, or uniting in a series. In string operations, concatenation refers to the placing of one string after another.

Condition code. See Flag.
Control (or command) register. A register whose contents determine the state of a transfer or the operating mode of a device.

CP/M (Control Program/Microcomputer). A widely used disk operating system for Z80-based computers developed by Digital Research (Pacific Grove, CA).

CTC (Clock/ Timer Circuit). A programmable timer chip in the Z80 family. A CTC contains four 8 -bit timers, range controls (prescalers), and other circuits.

Cyclic redundancy check (CRC). An error-detecting code generated from a polynomial that can be added to a block of data or a storage area.

\section*{D}

Data accepted. A signal that is active when the most recent data have been transferred successfully.

Data direction register. A register that determines whether bidirectional I/O lines are being used as inputs or outputs.

Data-link control. Conventions governing the format and timing of data exchange between communicating systems. Also called a protocol.

\section*{470 Z80 ASSEMBLY LANGUAGE SUBROUTINES}

Data-link controller. A chip that performs all or most of the functions required by a data-link control. The SIO is a data-link controller in the Z80 family.

Data ready. A signal that is active when new data are available to the receiver. Same as valid data.

DDCMP (Digital Data Communications Message Protocol). A protocol that supports any method of physical data transfer (synchronous or asynchronous, serial or parallel).

Debounce. Convert the output from a contact with bounce into a single clean transition between states. Debouncing is most commonly applied to outputs from mechanical keys or switches that bounce back and forth before settling into their final positions.

Debounce time. The amount of time required to debounce a change of state.
Debugger. A systems program that helps users locate and correct errors in their programs. Some versions are referred to as dynamic debugging tools, or DDTs after the famous insecticide. Popular CP/M debuggers are SID (Symbolic Instruction Debugger) and ZSID (Z80 Symbolic Instruction Debugger) from Digital Research.

Debugging. Locating and correcting errors in a program.
Device address. The address of a port associated with an I/O device.
Diagnostic. A program that checks the operation of a device and reports its findings.
Digit shift. A shift of one BCD digit position or four bit positions.
Direct addressing. An addressing mode in which the instruction contains the address required for its execution. Note that the standard Z80 assembler requires parentheses around an address that is to be used directly.

Disable (or disarm). Prevent an activity from proceeding or a signal (such as an interrupt) from being recognized.

Disarm. Usually refers specifically to interrupts. See Disable.
Double word. When dealing with microprocessors, a unit of 32 bits.
Driver. See I/O driver.
Dump. A facility that displays the contents of an entire section of memory or group of registers on an output device.

Dynamic allocation (of memory). The allocation of memory for a subprogram from whatever is available when the subprogram is called. An alternative is static allocation of a fixed area of storage to each subprogram. Dynamic allocation often
reduces overall memory usage because subprograms can share areas; it does, however, generally require additional execution time and overhead spent in memory management.

\section*{E}

EBCDIC (Expanded Binary-Coded Decimal Interchange Code). An 8-bit character code often used in large computers.

Echo. Reflect transmitted information back to the transmitter; send back to a terminal the information received from it.

Editor. A program that manipulates text material and allows the user to make corrections, additions, deletions, and other changes. A popular CP/M editor is ED from Digital Research.

Effective address. The actual address used by an instruction to fetch or store data.
EIA RS-232. See RS-232.
Enable (or arm). Allow an activity to proceed or a signal (such as an interrupt) to be recognized.

Endless loop or jump-to-self instruction. An instruction that transfers control to itself, thus executing indefinitely (or until a hardware signal interrupts it).

Error-correcting code. A code that the receiver can use to correct errors in messages; the code itself does not contain any additional message.

Error-detecting code. A code that the receiver can use to detect errors in messages; the code itself does not contain any additional message.

Even parity. A 1-bit error-detecting code that makes the total number of 1 bits in a unit of data (including the parity bit) even.

EXCLUSIVE OR function. A logical function that is true if either, but not both, of its inputs is true. It is thus true if its inputs are not equal (that is, if one of them is a logic 1 and the other is a logic 0 ).

Extend (a number). Add digits to a number to conform to a format without changing its value. For example, one may extend an 8-bit unsigned result with zeros to fill a 16-bit word.

External reference. The use in a program of a name that is defined in another program.

\section*{\(F\)}

F register. See Flag register.

Field. A set of one or more positions within a larger unit, such as a byte, word, or record.

File. A collection of related information that is treated as a unit for purposes of storage or retrieval.

Fill. Placing values in storage areas not previously in use, initializing memory or storage.

Flag (or condition code or status bit). A single bit that indicates a condition within the computer, often used to choose between alternative instruction sequences.

Flag (software). An indicator that is either on or off and can be used to select between two alternative courses of action. Boolean variable and semaphore are other terms with the same meaning.

Flag register. A Z80 register that holds all the flags. Also called the (processor) status register.

Free-running mode. An operating mode for a timer in which it indicates the end of a time interval and then starts another of the same length. Also called a continuous mode.

Function key. A key that causes a system to execute a procedure or perform a function (such as clearing the screen of a video terminal).

\section*{C}

Global variable. A variable that is used in more than one section of a computer program rather than only locally.

\section*{H}

Handshake. An asynchronous transfer in which sender and receiver exchange signals to establish synchronization and to indicate the status of the data transfer. Typically, the sender indicates that new data are available and the receiver reads the data and indicates that it is ready for more.

Hardware stack. A stack that the computer manages automatically when executing instructions that use it.

Head (of a queue). The location of the item most recently entered into a queue.
Header, queue. See Queue header.
Hexadecimal (or hex). Number system with base 16. The digits are the decimal numbers 0 through 9, followed by the letters A through F (representing 10 through 15 decimal).

Hex code. See Object code.
High-level language. A programming language that is aimed toward the solution of problems, rather than being designed for convenient conversion into computer instructions. A compiler or interpreter translates a program written in a high-level language into a form that the computer can execute. Common high-level languages include Ada, BASIC, C, COBOL, FORTRAN, and Pascal.

\section*{I}

Immediate addressing. An addressing mode in which the data required by an instruction are part of the instruction. The data immediately follow the operation code in memory.

Index. A data item used to identify a particular element of an array or table.
Indexed addressing. An addressing mode in which the address is modified by the contents of an index register to determine the effective address (the actual address used).

Indexed indirect addressing. See Preindexing.
Index register. A register that can be used to modify memory addresses.
Indirect addressing. An addressing mode in which the effective address is the contents of the address included in the instruction, rather than the address itself.
Indirect indexed addressing. See Postindexing.
Indirect jump. A jump instruction that transfers control to the address stored in a register or memory location rather than to a fixed address.

Input/output control block (IOCB). A group of storage locations that contains the information required to control the operation of an I/O device. Typically included in the information are the addresses of routines that perform operations such as transferring a single unit of data or determining device status.

Input/output control system (IOCS). A set of computer routines that controls the performance of I/O operations.

Instruction. A group of bits that defines a computer operation and is part of the instruction set.

Instruction cycle. The process of fetching, decoding, and executing an instruction.
Instruction execution time. The time required to fetch, decode, and execute an instruction.

\section*{474 Z80 ASSEMBLY LANGUAGE SUBROUTINES}

Instruction fetch. The process of addressing memory and reading an instruction into the CPU for decoding and execution.

Instruction length. The amount of memory needed to store a complete instruction.
Instruction set. The set of general-purpose instructions available on a given computer; the set of inputs to which the CPU will produce a known response when they are fetched, decoded, and executed.

Interpolation. Estimating values of a function at points between those at which the values are already known.

Interrupt. A signal that temporarily suspends the computer's normal sequence of operations and transfers control to a special routine.

Interrupt-driven. Dependent on interrupts for its operation; may idle until it receives an interrupt.

Interrupt flag. A bit in the input/output section that is set when an event occurs that requires servicing by the CPU. Typical events include an active transition on a control line and the exhaustion of a count by a timer.

Interrupt mask (or interrupt enable). A bit that determines whether interrupts will be recognized. A mask or disable bit must be cleared to allow interrupts, whereas an enable bit must be set.

Interrupt request. A signal that is active when a peripheral is requesting service, often used to cause a CPU interrupt. See also Interrupt flag.

Interrupt service routine. A program that performs the actions required to respond to an interrupt.

Interrupt vector. An address to which an interrupt directs the computer, usually the starting address of a service routine.

Inverted borrow. A bit that is set to 0 if a subtraction produces a negative result and to 1 if it produces a positive or 0 result. An inverted borrow can be used like a true borrow, except that the complement of its value (i.e., 1 minus its value) must be used in the extension to longer numbers.

IOCB. See Input/ output control block.
IOCS. See Input/output control system.
I/ \(O\) device table. A table that establishes the correspondence between the logical devices to which programs refer and the physical devices that are actually used in data transfers. An I/O device table must be placed in memory in order to run a
program that refers to logical devices on a computer with a particular set of actual (physical) devices. The I/O device table may, for example, contain the starting addresses of the \(\mathrm{I} / \mathrm{O}\) drivers that handle the various devices.

I/O driver. A computer program that transfers data to or from an I/O device, also called a driver or I/O utility. The driver must perform initialization functions and handle status and control, as well as physically transfer the actual data.

Isolated input/output. An addressing method for I/O ports that uses a decoding system distinct from that used by the memory section. I/O ports thus do not occupy memory addresses.

\section*{J}

Jump instruction (or branch instruction). An instruction that places a new value in the program counter, thus departing from the normal one-step incrementing. Jump instructions may be conditional; that is, the new value may be placed in the program counter only if a condition holds.

Jump table. A table consisting of the starting addresses of executable routines, used to transfer control to one of them.

\section*{L}

Label. A name attached to an instruction or statement in a program that identifies the location in memory of the machine language code or assignment produced from that instruction or statement.

Latch. A device that retains its contents until new data are specifically entered into it.
Leading edge (of a binary pulse). The edge that marks the beginning of a pulse.
Least significant bit. The rightmost bit in a group of bits, that is, bit 0 of a byte or a 16-bit word.

Library program. A program that is part of a collection of programs and is written and documented according to a standard format.

LIFO (last-in, first-out) memory. A memory that is organized according to the order in which elements are entered and from which elements can be retrieved only in the order opposite of that in which they were entered. See also Stack.
Linearization. The mathematical approximation of a function by a straight line between two points at which its values are known.

Linked list. A list in which each item contains a pointer (or link) to the next item. Also called a chain or chained list.

\section*{476}

\section*{List. An ordered set of items.}

Logical device. The input or output device to which a program refers. The actual or physical device is determined by looking up the logical device in an I/O device table -a table containing actual I/O addresses (or starting addresses for \(\mathrm{I} / \mathrm{O}\) drivers) corresponding to the logical device numbers.

Logical shift. A shift operation that moves zeros in at either end as the original data are shifted.

Logical sum. A binary sum with no carries between bit positions. See also Checksum, EXCLUSIVE OR function.

Longitudinal parity. See Checksum.
Longitudinal redundancy check (LRC). See Checksum.
Lookup table. An array of data organized so that the answer to a problem may be determined merely by selecting the correct entry (without any calculations).

Low-level language. A computer language in which each statement is translated directly into a single machine language instruction.

\section*{M}

Machine language. The programming language that the computer can execute directly with no translation other than numeric conversions.

Maintenance (of programs). Updating and correcting computer programs that are in use.

Majority logic. A combinational logic function that is true when more than half the inputs are true.

Mark. The 1 state on a serial data communications line.
Mask. A bit pattern that isolates one or more bits from a group of bits.
Maskable interrupt. An interrupt that the system can disable.
Memory capacity. The total number of different memory addresses (usually specified in bytes) that can be attached to a particular computer.

Memory-mapped \(I / O\). An addressing method for \(I / O\) ports that uses the same decoding system used by the memory section. The I/O ports thus occupy memory addresses.

Microcomputer. A computer that has a microprocessor as its central processing unit.

Microprocessor. A complete central processing unit for a computer constructed from one or a few integrated circuits.

Mnemonic. A memory jogger, a name that suggests the actual meaning or purpose of the object to which it refers.

Modem (Modulator/demodulator). A device that adds or removes a carrier frequency, thereby allowing data to be transmitted on a high-frequency channel or received from such a channel.

Modular programming. A programming method whereby the overall program is divided into logically separate sections or modules.

Module. A part or section of a program.
Monitor. A program that allows the computer user to enter programs and data, run programs, examine the contents of the computer's memory and registers, and utilize the computer's peripherals. See also Operating system.
Most significant bit. The leftmost bit in a group of bits, that is, bit 7 of a byte or bit 15 of a 16-bit word.

Multifunction device. A device that performs more than one function in a computer system; the term commonly refers to devices containing memory, input/output ports, timers, and so forth.

Multitasking. Executing many tasks during a single period of time, usually by working on each one for a specified part of the period and suspending tasks that must wait for input, output, the completion of other tasks, or external events.

Murphy's Law. The famous maxim that "whatever can go wrong, will."

\section*{\(\mathbf{N}\)}

Negate. Find the two's complement (negative) of a number.
Negative edge (of a binary pulse). A 1-to-0 transition.
Negative flag. See Sign flag.
Negative logic. Circuitry in which a logic zero is the active or ON state.
Nesting. Constructing programs in a hierarchical manner with one level contained within another. The nesting level is the number of transfers of control required to reach a particular part of a program without ever returning to a higher level.

Nibble. A unit of four bits. A byte (eight bits) may be described as consisting of a high nibble (four most significant bits) and a low nibble (four least significant bits).

Nine's complement. The result of subtracting a decimal number from a number having nines in all digit positions.

Non-maskable interrupt. An interrupt that cannot be disabled within the CPU.
Non-volatile memory. A memory that retains its contents when power is removed.
Nop (or no operation). An instruction that does nothing except increment the program counter.

Normalization (of numbers). Adjusting a number into a regular or standard format. A typical example is the scaling of a binary fraction to make its most significant bit 1.

\section*{0}

Object code (or object program). The program that is the output of a translator program, such as an assembler-usually a machine language program ready for execution.

Odd parity. A 1-bit error-detecting code that makes the total number of 1 bits in a unit of data (including the parity bit) odd.

One's complement. A bit-by-bit logical complement of a number, obtained by replacing each 0 bit with a 1 and each 1 bit with a 0 .

One-shot. A device that produces a pulse output of known duration in response to a pulse input. A timer operates in a one-shot mode when it indicates the end of a single interval of known duration.

Open (a file). Make a file ready for use. The user generally must open a file before working with it.

Operating system (OS). A computer program that controls the overall operations of a computer and performs such functions as assigning places in memory to programs and data, scheduling the execution of programs, processing interrupts, and controlling the overall input/output system. Also known as a monitor, executive, or master-control program, although the term monitor is usually reserved for a simple operating system with limited functions.

Operation code (op code). The part of an instruction that specifies the operation to beperformed.

OS. See Operating system.
Overflow (of a stack). Exceeding the amount of memory allocated to a stack.
Overflow, two's complement. See Two's complement overflow.

\section*{P}

Packed decimal. A binary-coded decimal format in which each byte contains two decimal digits.

Page. A subdivision of the memory. In byte-oriented computers, a page is generally a 256-byte section of memory in which all addresses have the same eight most significant bits (or page number). For example, page C6 would consist of memory addresses C600 through C6FF.

Paged address. The identifier that characterizes a particular memory address on a known page. In byte-oriented computers, this is usually the eight least significant bits of a memory address.

Page number. The identifier that characterizes a particular page of memory. In byte-oriented computers, this is usually the eight most significant bits of a memory address.

Parallel interface. An interface between a CPU and input or output devices that handle data in parallel (more than one bit at a time). The PIO is a parallel interface in the Z80 family.

Parameter. An item that must be provided to a subroutine or program for it to be executed.

Parity. A 1-bit error-detecting code that makes the total number of 1 bits in a unit of data, including the parity bit, odd (odd parity) or even (even parity). Also called vertical parity or vertical redundancy check (VRC).

Passing parameters. Making the required parameters available to a subroutine.
Peripheral ready. A signal that is active when a peripheral can accept more data.
Physical device. An actual input or output device, as opposed to a logical device.
PIO (Parallel Input/ Output Device). A parallel interface chip in the Z80 family. A PIO contains two 8 -bit I/O ports, four control lines, and other circuitry.

Pointer. A storage place that contains the address of a data item rather than the item itself. A pointer tells where the item is located.

Polling. Determining which I/O devices are ready by examining the status of one device at a time.

Polling interrupt system. An interrupt system in which a program determines the source of a particular interrupt by examining the status of potential sources one at a time.

Pop. Remove an operand from a stack.

Port. The basic addressable unit of the computer's input/output section.
Positive edge (of a binary pulse). A 0-to-1 transition.
Postdecrementing. Decrementing an address register after using it.
Postincrementing. Incrementing an address register after using it.
Postindexing. An addressing mode in which the effective address is determined by first obtaining the base address indirectly and then indexing from that base address. The "post" refers to the fact that the indexing is performed after the indirection.

Power fail interrupt. An interrupt that informs the CPU of an impending loss of power.
Predecrementing. Decrementing an address register before using it.
Preincrementing. Incrementing an address register before using it.
Preindexing. An addressing mode in which the effective address is determined by indexing from the base address and then using the indexed address indirectly. The "pre" refers to the fact that the indexing is performed before the indirection. Of course, the array starting at the given base address must consist of addresses that can be used indirectly.

Priority interrupt system. An interrupt system in which some interrupts have precedence over others; that is, they will be serviced first or can interrupt the others' service routines.

Program counter (PC register). A register that contains the address of the next instruction to be fetched from memory.

Programmable I/O device. An I/O device that can have its mode of operation determined by loading registers under program control.

Programmable peripheral chip (or programmable peripheral interface). A chip that can operate in a variety of modes; its current operating mode is determined by loading control registers under program control.

Programmable timer. A device that can handle a variety of timing tasks, including the generation of delays, under program control. The CTC is a programmable timer in the Z80 family.

Programmed input/output. Input or output performed under program control without using interrupts or other special hardware techniques.

Program relative addressing. A form of relative addressing in which the base address is the program counter. Use of this form of addressing makes it easy to move programs from one place in memory to another.

Protocol. See Data-link control.

Pseudo-operation (or pseudo-op or pseudo-instruction). An assembly language operation code that directs the assembler to perform some action but does not result in the generation of a machine language instruction.

Pull. Remove an operand from a stack; same as pop.
Push. Store an operand in a stack.

\section*{Q}

Queue. A set of tasks, storage addresses, or other items that are used in a first-in, first-out manner; that is, the first item entered into the queue is the first to be used or removed.

Queue header. A set of storage locations describing the current location and status of a queue.

\section*{\(\mathbf{R}\)}

RAM. See Random-access memory.
Random-access (read/write) memory (RAM). A memory that can be both read and altered (written) in normal operation.

Read-only memory (ROM). A memory that can be read but not altered in normal operation.

Ready for data. A signal that is active when the receiver can accept more data.
Real-time. In synchronization with the actual occurrence of events.
Real-time clock. A device that interrupts a CPU at regular time intervals.
Real-time operating system. An operating system that can act as a supervisor for programs that have real-time requirements. May also be referred to as a real-time executive or real-time monitor.

Reentrant. A program or routine that can be executed concurrently while the same routine is being interrupted or otherwise held in abeyance.

Refresh. Rewriting data into a memory before its contents are lost. Dynamic RAM must be refreshed periodically (typically every few milliseconds) or it will lose its contents spontaneously.

Register. A storage location inside the CPU.
Register pair. In Z80 terminology, two 8-bit registers that can be referenced as a 16-bit unit.

Relative addressing. An addressing mode in which the address specified in the instruction is the offset from a base address.

Relative offset. The difference between the actual address to be used in an instruction and the current value of the program counter.

Relocatable. Can be placed anywhere in memory without changes; that is, a program that can occupy any set of consecutive memory addresses.

Return (from a subroutine). Transfer control back to the program that originally called the subroutine and resume its execution.

ROM. See Read-only memory.
Rotate. A shift operation that treats the data as if they were arranged in a circle; that is, as if the most significant and least significant bits were connected either directly or through a Carry bit.

Row major order. Storing elements of a multidimensional array in memory by changing the indexes starting with the rightmost first. For example, if a typical element is \(A(I, J, K)\) and the elements begin with \(A(0,0,0)\), the order is \(A(0,0,0)\), \(\mathrm{A}(0,0,1), \ldots, \mathrm{A}(0,1,0), \mathrm{A}(0,1,1), \ldots\). The opposite technique (changing the leftmost index first) is called column major order.
\(R S\)-232 (or EIA \(R S\)-232). A standard interface for the transmission of digital data, sponsored by the Electronic Industries Association of Washington, D.C. It has been partially superseded by RS-449.

\section*{S}

Scheduler. A program that determines when other programs should be started and terminated.

Scratchpad. An area of memory that is generally easy and quick to use for storing variable data or intermediate results.
\(S D L C\). (Synchronous Data Link Control). The successor protocol to BSC for IBM computers and terminals.

Semaphore. See Flag.
Serial. One bit at a time.
Serial interface. An interface between a CPU and input or output devices that handle data serially. The SIO is a popular serial interface chip in the Z80 family. See also UART.

Setpoint. The value of a variable that a controller is expected to maintain.

Shift instruction. An instruction that moves all the bits of the data by a certain number of bit positions, just as in a shift register.

Signed number. A number in which one or more bits represent whether the number is positive or negative. A common format is for the most significant bit to represent the \(\operatorname{sign}(0=\) positive, \(1=\) negative \()\).

Sign extension. The process of copying the sign (most significant) bit to the right as in an arithmetic shift. Sign extension preserves the sign when two's complement numbers are being divided or normalized.

Sign flag. A flag that contains the most significant bit of the result of the previous operation. It is sometimes called a negative flag, since a value of 1 indicates a negative signed number.

Signfunction. A function that is 0 if its parameter is positive and 1 if its parameter is negative.

SIO (Serial Input/ Output Device). A serial interface chip in the Z80 family. An SIO can be used as an asynchronous or synchronous serial interface (i.e., as a UART or USRT) or as a data-link controller.

Size (of an array dimension). The distance in memory between elements that are ordered consecutively in a particular dimension; the number of bytes between the starting address of an element and the starting address of the element with an index one larger in a particular dimension but the same in all other dimensions.

Software delay. A program that has no function other than to waste time.
Software interrupt. See Trap.
Software stack. A stack that is managed by means of specific instructions, as opposed to a hardware stack which the computer manages automatically.

Source code (or source program). A computer program written in assembly language or in a high-level language.

Space. The zero state on a serial data communications line.
Stack. A section of memory that can be accessed only in a last-in, first-out manner. That is, data can be added to or removed from the stack only through its top; new data are placed above the old data and the removal of a data item makes the item below it the new top.

Stack pointer. A register that contains the address of the top of a stack.
Standard (or 8,4,2,1) BCD. A BCD representation in which the bit positions have the same weight as in ordinary binary numbers.

Standard teletypewriter. A teletypewriter that operates asynchronously at a rate of ten characters per second.

Start bit. A 1-bit signal that indicates the start of data transmission by an asynchronous device.

Static allocation (of memory). Assignment of fixed storage areas for data and programs; an alternative is dynamic allocation, in which storage areas are assigned when they are needed.

Status register. A register whose contents indicate the current state or operating mode of a device.

Status signal. A signal that describes the current state of a transfer or the operating mode of a device.

Stop bit. A 1-bit signal that indicates the end of data transmission by an asynchronous device.

String. An array (set of data) consisting of characters.
String functions. Procedures that allow the programmer to operate on data consisting of characters rather than numbers. Typical functions are insertion, deletion, concatenation, search, and replacement.

Strobe. A signal that identifies or describes another set of signals and can be used to control a buffer, latch, or register.

Subroutine. A subprogram that can be executed (called) from more than one place in a main program.

Subroutine call. The process whereby a computer transfers control from its current program to a subroutine while retaining the information required to resume the current program.

Subroutine linkage. The mechanism whereby a computer retains the information required to resume its current program after it completes the execution of a subroutine.

Suspend (a task). Halt execution and preserve the status of a task until some future time.

Synchronization (or sync) character. A character that is used only to synchronize the transmitter and the receiver.

Synchronous. Operating according to an overall timing source or clock, that is, at regular intervals.

Systems software. Programs that perform administrative functions or aid in the development of other programs but do not actually perform any of the computer's workload.

\section*{T}

Tail (of a queue). The location of the oldest item in the queue, that is, the earliest entry.

Task. A self-contained program that can serve as part of an overall system under the control of a supervisor.

Task status. The set of parameters that specifies the current state of a task. A task can be suspended and resumed as long as its status is saved and restored.

Teletypewriter. A device containing a keyboard and a serial printer that is often used in communications and with computers. Also referred to as a Teletype (a registered trademark of Teletype Corporation of Skokie, Illinois) or TTY.

Ten's complement. The result of subtracting a decimal number from zero (ignoring the minus sign); the nine's complement plus one.

Terminator. A data item that has no function other than to signify the end of an array.
Threaded code. A program consisting of subroutines, each of which automatically transfers control to the next one upon its completion.

Timeout. A period during which no activity is allowed to proceed; an inactive period.
Top of the stack. The address containing the item most recently entered into the stack.

Trace. A debugging aid that provides information about a program while the program is being executed. The trace usually prints all or some of the intermediate results.

Trailing edge (of a binary pulse). The edge that marks the end of a pulse.
Translate instruction. An instruction that converts its operand into the corresponding entry in a table.

Transparent routine. A routine that operates without interfering with the operations of other routines.

Trap (or software interrupt). An instruction that forces a jump to a specific (CPUdependent) address, often used to produce breakpoints or to indicate hardware or software errors.

\section*{True borrow. See Borrow.}

True comparison. A comparison that finds the two operands to be equal.
Two's complement. A binary number that, when added to the original number in a binary adder, produces a zero result. The two's complement of a number may be obtained by subtracting the number from zero or by adding 1 to the one's complement.

Two's complement overflow. A situation in which a signed arithmetic operation produces a result that cannot be represented correctly; that is, the magnitude overflows into the sign bit.

\section*{U}

UART (Universal Asynchronous Receiver/Transmitter). An LSI device that acts as an interface between systems that handle data in parallel and devices that handle data in asynchronous serial form.

Underflow (of a stack). Attempting to remove more data from a stack than has been entered into it.

Unsigned number. A number in which all the bits are used to represent magnitude.
USART (Universal Synchronous/Asynchronous Receiver/Transmitter). An LSI device (such as the SIO) that can serve as either a UART or a USRT.

USRT (Universal Synchronous Receiver/Transmitter). An LSI device that acts as an interface between systems that handle data in parallel and devices that handle data in synchronous serial form.

Utility. A general-purpose program, usually supplied by the computer manufacturer or part of an operating system, that executes a standard or common operation such as sorting, converting data from one format to another, or copying a file.

\section*{V}

Valid data. A signal that is active when new data are available to the receiver.
Vectored interrupt. An interrupt that produces an identification code (or vector) that the CPU can use to transfer control to the appropriate service routine. The process whereby control is transferred to the service routine is called vectoring.

Volatile memory. A memory that loses its contents when power is removed.

\section*{W}

Walking bit test. A procedure whereby a single 1 bit is moved through each bit position in an area of memory and a check is made as to whether it can be read back correctly.

Word. The basic grouping of bits that a computer can process at one time. When dealing with microprocessors, the term often refers to a 16-bit unit of data.

Word boundary. A boundary between 16-bit storage units containing two bytes of information. If information is being stored in word-length units, only pairs of bytes conforming to (aligned with) word boundaries contain valid information. Misaligned pairs of bytes contain one byte from one word and one byte from another.

Word-length. A length of 16 bits per item.
Wraparound. Organization in a circular manner as if the ends were connected. A storage area exhibits wraparound if operations on it act as if the boundary locations were contiguous.

Write-only register. A register that the CPU can change but cannot read. If a program must determine the contents of such a register, it must save a copy of the data placed there.

\section*{z}

Zero flag. A flag that is 1 if the last operation produced a result of zero and 0 if it did not.

Zoned decimal. A binary-coded decimal format in which each byte contains a single decimal digit.

\section*{Index}

\section*{A}

A register. See Accumulator
Abbreviations, recognition of, 289, 297, 298
Absolute branches, 3-4
Absolute value, 82-83, 84-85, 186, 222-23
Accumulator (register A), 5, 6, 7, 8, 9
clearing, 15
decimal operations, 73, 74, 124
decision sequences, 31
functions, 5, 6, 7
instructions, 7
special features, 2,8
testing, 92
Accumulator rotates, 3, 20, 23
ADC, 42, 73-74
decimal version, 73
result, 42
rotate (ADC A, A), 91
ADC, 42, 73-74
logical shifts (A, HL, xy), 23, 35, 89
Addition
BCD, 72, 73, 248-50
binary, 16, 41-42, 72-74, 228-30
decimal, 72, 73, 248-50
8 -bit, 16, 72, 73
multiple-precision, 41-42, 228-30, 248-50
16-bit, 72-73, 74
Addition instructions
with Carry, 42, 73-74
without Carry, 16, 72-73
Address addition, 3, 4, 33, 34
Address arrays, 35, 39
Address format in memory (upside-down), 5, 11
Addressing modes, 10,13
arithmetic and logical instructions, 2
autoindexing, 129-34
default (immediate), 17, 149
direct, \(10-11,13,94,95,96,97\)
immediate, 11, 95
indexed, 3, 12, 14, 103, 127-29
indirect, 2, 3, 11-12, 13, 94-95, 96-97, 126-27
jump and call instructions, 148
postindexed, 136-37
preindexed, 134-36
register, 2
register indirect, 2
Add/subtract (N) flag, ix, 74
Adjust instructions, 124
AF register pair, 12
Aligning bit fields, 272
Alternate (primed) registers, 4, 96, 97

AND, 85-86
clearing bits, \(18,19,85\)
masking, 268, 271
testing bits, 18, 19
Apostrophe indicating ASCII character, \(x\)
Arithmetic
BCD, 72-78, 248-66
binary, 16-18, 72-80, 217-47
decimal, 72-78, 248-66
8 -bit, 16-18, 72-80
multiple-precision, 41-42, 228-66
16-bit, 73-80, 217-27
Arithmetic expressions, evaluation of, 132
Arithmetic instructions, 72-84
addressing modes, 2
8 -bit, 445, 446
multiple operands, 16
16-bit, 143, 447
Arithmetic shift, 80, 89, 273-75
Arrays, 33-38, 128-37, 319-55
addresses, 39, 129-30, 131, 352-55
initialization, 195-97
manipulation, 33-38
ASCII, 150, 463
assembler notations, x
control characters, 357
conversions, 172-94
table, 463
ASCII to EBCDIC conversion, 189-91
Assembler
defaults, \(x, 149,155,455\)
error recognition, 155-56
format, \(\mathrm{x}, 455\)
pseudo-operations, \(x, 455\)
summary, 455
Autoindexing, 129-34
Autopostdecrementing, 133-34
Autopostincrementing, 130-31
Autopredecrementing, 131-32
Autopreincrementing, 129-30
Auxiliary carry ( \(\mathrm{A}_{\mathrm{C}}\) ) flag, ix. See also Half-carry

\section*{B}

B (indicating binary number), x
B register, special features of, 5, 6, 9, 30, 32, 54
Backspace, destructive, 362-63
Base address of an array or table, 33-35, 38-39
BC register pair, 5, 9, 12, 36
BCD (decimal) arithmetic, 72-78, 248-66
BCD representation, 150
BCD to binary conversion, 170-71

BDOS calls (in CP/M), 359-63, 366-67, 379-84
table, 357
Bidirectional mode of PIO, 62
Bidirectional ports, 61-62, 63-64, 158
Binary search, 331-35
Binary to BCD conversion, 167-69
BIT, 18, 19, 93-94, 341
Bit field extraction, 267-69
Bit field insertion, 270-72
Bit manipulation, 18-20, 85-87, 88, 93-94, 101, 102, 267-72
instructions, 449
Block compare, 35-38, 288-91, 444
flags, 37
registers, 36, 37
Block input/output instructions, 54-55, 452
initialization, 385, 387
limitations, 54
registers, 54
Block move, 35-38, 99, 198-200
Block search, 444. See also Block compare
Boolean algebra, 18-20
Borrow, 27, 76
Branch instructions, 24-31, 102-18, 450
absolute branches, 3-4
conditional branches, 104-18
decision sequences, 31
relative branches, 3-4, 32
signed branches, 112-13
unconditional branches, 102-04
unsigned branches, 113-18
Buffered interrupts, 413-24
Byte shift, 181
C
C register, special use of, 6, 9, 54
Calendar, 425-32
Call instructions, 118-20, 451
Carry (C) flag, 453
adding to accumulator, 72
arithmetic applications, 41-42
borrow, 142
branches, 27-28
clearing, 101
comparison instructions, 27-28, 142, 144
decimal arithmetic, 72,74
decrement instructions (no effect), 4
extending across accumulator, 84
increment instructions (no effect), 4
instructions affecting, 3, 453
inverted borrow, 76, 142
logical instructions, 3
multiple-precision arithmetic, 41-42
position in F register, ix, 434
SBC, 42

Carry (C) flag (continued)
shifts, 3, 20
subtracting from accumulator, 76
subtraction, 42, 76
Case statements, 39
Character manipulation, 39-40. See also String manipulation
Checksum, 87. See also Parity
Circular shift (rotation), 20-22, 91-92, 282-87
Cleaning the stack, 49-51
Clear instructions, 100-01
Clearing accumulator, 100
Clearing an array, 196-97, 258, 262
Clearing bits, 18, 19, 85, 101
Clearing flags, 86
Clearing memory, 258, 262
Clearing peripheral status, 61-62, 157, 158, 159, 389, 399
Clock interrupt, 425-32
Code conversion, 40-41, 167-94
Colon (delimiter after label), \(x\)
Command register. See Control register
Commands, execution of, 134
Comment, x
Common programming errors, 139-59
interrupt service routines, 158-59
I/ O drivers, 156-58
Communications between main program and interrupt service routines, 159, 394-95, 413-14
Communications reference, 369
Compacting a string, 311
Comparison instructions, 81-82
bit-by-bit (logical EXCLUSIVE OR), 81
Carry flag, 27, 144
decimal, 266
multiple-precision, 245-47
operation, 26
16-bit, 81-82, 225-27
string, 288-91
Zero flag, 26
Complementing (inverting) bits, 18, 19, 20, 88
Complementing the accumulator, 87-88
Complement (logical NOT) instructions, 87-89
Concatenation of strings, 292-96
Condition code. See Flags; Status register
Conditional call instructions, 120
Conditional jump instructions, 104-18
execution time (variable), 450
Conditional return instructions, 120
Control characters (ASCII), 357
deletion, 362-63
printing, 360
Control register, 59-64, 157-58
Control signal, 57-58

Copying a substring, 302-07
Conventions, 5
CP, 26-29, 142, 144
CPD, 36
CPDR, 36
CPI, 36, 40, 350
CPIR, 36, 37, 40, 153
CP/M operating system, 356-67, 379-84
BDOS functions, 357
buffer format, 367, 382
string terminator, 359, 363
CRC (cyclic redundancy check), 368-72
CTC (clock/timer circuit), 388, 427-28

\section*{D}

DAA, 151
Data direction (I/O control) register, 60
Data structures, 44-46, 148-49, 414
Data transfer instructions, 94-102, 142
DB pseudo-operation, \(x\)
DE register pair, special features of, 2, 5, 6, 9
Debugging, 139-59
interrupt service routines, 158-59
I/O drivers, 156-58
DEC, 4, 32
differences between 8 - and 16 -bit versions, 4
flags, 4
Decimal (BCD) arithmetic, 151, 248-66
addition, 248-50
binary conversions, 167-71
comparison, 266
decrement by 1, 78, 124
division, 260-65
8-bit, 72-78
increment by \(1,77,124\)
multibyte, 248-66
multiplication, 254-59
subtraction, 231-33
validity check, 124
Decimal default in assembler, 149, 150
Decision sequences, 31
Decrement instructions, 77-78
decimal, 78, 124
setting Carry, 78
Defaults in assembler, \(x, 149,155,455\)
DEFB pseudo-operation, \(x, 48\)
DEFS pseudo-operation, \(x\)
DEFW pseudo-operation, \(x, 48\)
Delay program, 391-93
Deletion of a substring, 308-12
Device numbers, 56-57, 373-84
Digit (4-bit) shift, 90, 152-53, 256, 257, 264
Digit swap, 90

Direct addressing, 10-11, 13
arithmetic and logical instructions, lack of, 2
parentheses around addresses, x, 149, 155
Direction of stack growth, 46
Disassembly of numerical operation codes, 439-41
Division, 80
by \(2,80,333\)
by 4,80
by 10,168
by 100,168
decimal, 260-65
multiple-precision binary, 239-44
remainder, sign of, 221
simple cases, 43, 80
16-bit, 220-24
DJNZ, 30, 32
Documentation of programs, 60
Double operands in arithmetic instructions, 16
Doubling an index, 35, 39
Drivers (I/O routines), 57, 373-74
Dynamic allocation of memory, 49, 66, 125-26

\section*{\(E\)}

EBCDIC to ASCII conversion, 192-94
EI, 65, 124
position in return sequence, 121
8080 additions, 4, 22, 29, 74, 124
incompatibility (Parity flag), 29
Enabling and disabling interrupts, 124-25
accepting an interrupt, 64
DI, 124
EI, 65, 124
interrupt status, saving and restoring, 124-25
interrupt status, testing, 105, 107, 124-25
unserviced output interrupt, 405
when required, 158-59
END pseudo-operation, \(x\)
Endless loop (wait) instruction, 123
EQU pseudo-operation, \(x\)
Equal values, comparison of, 26-27, 142
Error-correcting codes. See CRC
Error-detecting codes. See Parity
Error handling, 162-63
Errors in programs, 139-59
Even parity (parity/overflow) flag, 29
EX, 64, 96, 97, 99, 121, 444
EX DE,HL, 10
EX (SP), 12, 67, 119, 121
Exchange instructions, 99-100
Exchanging elements, 34
Exchanging pointers, 100
EXCLUSIVE OR function, 18, 19
EXCLUSIVE OR instructions, 87

Execution time, reducing, 67-68
Execution times for instructions, 442-52
Extend instructions, 84
EXX, 64

\section*{F}

F (flag) register, ix, 86-87, 95, 97, 434
FIFO buffer (queue), 45-46, 414
Fill memory, 99, 195-97
Flag register, ix, 86-87, 95, 97, 434
Flags, 434, 453
instructions, effects of, 3,453
loading, 95
organization in flag register, ix, 434
storing, 97
summary, 453
use, 31
Format errors, 149-51
Format for storing 16-bit addresses, 5, 11

\section*{H}

H (half-carry) flag, 434
H (indicating hexadecimal number), \(\mathrm{x}, 150\)
Handshake, 61-62
Head of a queue, 45, 414
Hexadecimal ASCII to binary conversion, 175-77
Hexadecimal to ASCII conversion, 172-74
Hexadecimal numbers, zero in front, 149
HL register pair, special features, 2, 8-9
use, 3,5

\section*{I}

IFF1 (interrupt flip-flop 1), 435
IFF2 (interrupt flip-flop 2), 105, 107, 123, 124-25, 435
Immediate addressing, 11, 17
assembler notation, 17, 148
default, 17, 148
use of, 11
Implicit effects of instructions, 152-53
INC, 3, 4
differences between 8 - and 16 -bit versions, 4 flags, 3, 4
Increment instructions, 76-77
decimal, 77, 124
setting Carry, 76
IND, 54
Indexed addressing, 33-35, 38-39, 127-29
data structures, 5, 377-78, 384
generalized form, 3
limitations, 3
loading, 12
parameter retrieval, 47-48
storing, 14
Indexed call, 119-20, 352-55
leaving register pairs unchanged, 353-54

Indexed jump, 39, 103, 119
Indexing of arrays, 33-35, 201-16
byte arrays, 42-43, 201-04
multidimensional arrays, 209-16
two-dimensional byte array, 42-43, 201-04
two-dimensional word array, 205-08
word arrays, 205-08
Index registers, 3
backup to HL, 9
features, 9
instructions, 6
secondary status, 4
uses, 5
Indirect addressing, 3, 11-12, 13, 126-27
indexed addressing with zero offset, 12
jump instructions, 102-03
multilevel versions, 127
subroutine calls, 119-20
Indirect call, 119-20, 352-55
Indirect jump, 102-03
INDR, 54
INI, 54, 55
INIR, 54, 55
Initialization
arrays, 195-97
СТС, 388
indirect addresses, 15
interrupt service routines, 64-66
interrupt vectors, \(398,408,418\)
I/O devices, 63-64, 385-90
PIO, 63-64, 390, 410-11
RAM, 15-16, 195-97
SIO, 388-89, 400-02, 421-22
Initialization errors, 154
Input/Output (I/O)
block I/O instructions, 54-55
control block (IOCB), 373-84
device-independent, 56-57
device table, 56-57, 373-84
differences between input and output, 157, 395
errors, 156-58
indirect addressing, 51-52, 58
initialization, 63-64, 385-90
instructions, 51-55, 452
interrupt-driven, 64-66, 394-424
logical devices, 56-57
output, generalized, 365-67
peripheral chips, 58
physical devices, 56-57
read-only ports, 53,158
status and control, 57-58
terminal handler, 356-64
write-only ports, 53-54, 57-58, 62, 65-66, 157
Inserting a character, 181
Insertion into a string, 313-18
Instruction execution times, 442-52

Instruction set, 433-55
alphabetical list, 436-39
asymmetry, 5
numerical list, 439-41
Interrupt enable flip-flops (IFF1 and
IFF2), 4, 105, 107, 123, 124-25, 435
Interrupt latency, 65
Interrupt response, 64, 435
Interrupts. See also Enabling and disabling interrupts
buffered, 413-24
elapsed time, 425-32
handshake, 394-424
initialization, \(158,398,408,418,427-28\)
instructions, 446
latency, 65
modes, 64, 158, 398, 435
order in stack, 65
PIO, 60, 404-12, 459, 460, 461
programming guidelines, 64-66, 158-59
real-time clock, 425-32
reenabling, \(64,123,159,410\)
response, 64, 435
service routines, 394-432
structure, 435
Interrupt service routines, 394-432
CTC, 425-32
errors, 158-59
examples, 394-432
main program, communicating with, 159 , 394-95, 413-14
PIO, 404-12
programming guidelines, 64-66, 158-59
real-time clock, 425-32
SIO, 394-403, 413-24
terminating instructions, 66
Interrupt status, 5, 105, 107, 124-25
Interrupt vector register, 95, 97, 398, 435
Inverted borrow in subtraction, 75, 76, 142
Inverting bits, 18-20, 88
Inverting decision logic, 140, 142
I/ O control block (IOCB), 373-84
example, 381
format, 374
I/O device table, 56-57, 373-84
I/O instructions, 452

JP, 24-31
addressing terminology, 148
block move or block compare, 37
overflow branches, 28-30, 112-13
JR, 25-29, 68
comparison with absolute branches, 3-4
flag limitations, 3-4
Jump and link, 103-04

Jump instructions, 450
Jump table, 39, 103, 119, 149, 352-55

\section*{L}

LD, 10-12, 13, 14-16
8080 instruction set, additions, 38
order of operands, 10,141
LDD, 36, 37
LDDR, 36, 37, 181, 200, 318
LDI, 36, 37
LDIR, 36, 37, 99, 196, 200, 295, 306, 311, 318
Limit checking, 27-30
Linked list, 45-46, 373, 374, 377-79
List processing, 45-46, 377-79
Load instructions, 10-16, 94-96
8 -bit, 442
flags, 3, 142
order of operands, 10,141
16-bit, 443
Logical I/O devices, 56-57, 373-84
Logical instructions, 85-94, 445
addressing modes, 2
Carry, clearing of, 3, 143
limitations, 2
Logical shift, 20, 22, 23, 89-90, 276-81
Logical sum, 87. See also Parity
Long instructions, 4
Lookup tables, 38-39, 41, 68, 69, 125, 189-94
Loops, 30, 32-33
reorganizing to save time, 67
Lower-case ASCII letters, 187-88

\section*{M}

Masking bits, 18, 268, 271
Maximum, 325-27
Median (of 3 elements), 342-44
Memory fill, 99, 195-97
Memory-mapped I/O, 51-53
Memory test, 347-51
Memory usage, reduction of, 68-69
Millisecond delay program, 391-93
Minimum, 328-30
Missing addressing modes, 126-37
Missing instructions, 3, 71-126
Move instructions, 97-99
Move left (bottom-up), 198, 199-200
Move multiple, 99
Move right (top-down), 198, 199-200
Multibit shifts, 23, 273-87
Multibyte entries in arrays or tables, 34-35, 38-39, 125, 205-16
Multidimensional arrays, 209-16
Multilevel indirect addressing, 127
Multiple names for registers, 2
Multiple-precision arithmetic, 41-42, 228-66
Multiple-precision shifts, 273-87

\section*{494}

Multiple-precision shifts (continued)
arithmetic right, 273-75
digit (4-bit) left, 264
logical left, 276-78
logical right, 279-81
rotate left, 285-87
rotate right, 282-84
Multiplexing displays, 62
Multiplication, 42-43, 78-79
by a small integer, 42-43
by \(10,171,185\)
by 2,35
decimal, 254-59
multiple-precision, 234-38, 254-59
16-bit, 217-19
Multiway branches (jump table), 39, 103, 119, 352-55

\section*{N}

N (add/subtract) flag, 74, 434
Negative, calculation of, 82-83, 222-23
Negative logic, 89, 157
Nested loops, 32-33
New line string, 356, 361-62
Nibble (4 bits), 171, 173
Nine's complement, 83
Non-maskable interrupt, 65, 66, 123
NOP, filling with, 195
Normalization, 90-91
Normalizing array bounds, 215-16
NOT instructions, 87-89, 268
Numerical comparisons, 26-31

\section*{-}

One-dimensional arrays, 33-38
One's complement, 87-89
Operation (op) codes
alphabetical order, 436-39
numerical order, 439-41
OR, 18, 86-87, 268, 272
Ordering elements, 34
ORG pseudo-operation, \(x\)
OTDR, 54
OTIR, 54, 387
OUTD, 54
OUTI, 54, 55, 153
Output interrupts, unserviced, 395, 405
Output line routine, 365-67
Overflow (P/V) flag, 3, 28
branches (PE, PO), 28, 29, 112
Overflow of a stack, 46, 108, 109
Overflow, two's complement, 28-30, 112-13
Overlapping memory areas, 198-200
P
P/V (parity/overflow) flag, 434. See also Parity/ overflow flag
Parameters, passing, 46-51, 161

Parentheses around addresses (indicating "contents of"), \(x, 149,155\)
Parity/ overflow flag, 3, 35-36, 434
block moves and compares, 35-36, 37
interrupt enable flag, 4, 124-25
overflow indicator, 28, 112, 225, 227
reversed polarity in block move and compare, 37
Passing parameters, 46-51, 161
memory, 47-48
registers, 46-47
stack, 49-51
subroutine convention, 161
PC register. See Program counter
Physical I/O device, 56-57
PIO (parallel input / output device), 58-64, 457-62
addressing, 59-60
control lines, 61-62
initialization, 63-64, 390, 410-11
interrupt-driven I/O, 404-12
operating modes, 61-62
reference, 457-62
registers, 59-60
Pointer
exchanging, 99-100, 243, 265
loading, 96
Polling, 57-58
POP, 12
Pop instructions, 122-23
Position of a substring, 297-301
Postdecrement, 133-34
Postincrement, 12, 130-31
Postindexing, 136-37
Predecrement, 12, 131-32
Preincrement, 129-30
Preindexing, 134-36
Primed (alternate) registers, 4, 96, 97
Processor status (flag) register, 434
Program counter
CALL, 118-20
RET, 120-21
Programmable I/O devices, 58
advantages, 58
CTC, 388, 427-28
initialization, 385-90
operating modes, 58
PIO, 58-64, 404-12, 457-62
SIO, 388-89, 394-403, 413-24
Programming model of microprocessor, 433
Pseudo-operations, \(\mathrm{x}, 455\)
PUSH, 14, 141
Push instructions, 122

\section*{Q}

Queue, 45-46, 414
Quicksort, 336-46
Quotation marks around ASCII string, x

\section*{\(\mathbf{R}\)}

RAM, 481
filling, 99, 195-97
initialization, 15-16, 154
saving data, 13-14
testing, 347-51
Read-only memory, 48
Read-only ports, 53, 158
Ready flag (for use with interrupts), 394-95
Real-time clock, 425-32
Recursive program (quicksort), 336-46
Reenabling interrupts, 65, 124-25
Reentrancy, 47
Refresh (R) register, 95, 97
Register pairs, ix, 2, 433
instructions, 6,8
loading, 11
Registers, 5-15
functions, 5
instructions, 6-8
length, ix
names, 2
order in stack, 65
passing parameters, 46-47
primed, 4, 96, 97
programming model, 433
saving and restoring, 65,121
secondary, 4
special features, 8-9
transfers, 10
Register transfers, 10
Relative branches, 3-4, 32
RES, 18, 19, 53-54
Reset
CTC, 388
PIO, 61, 63
SIO, 389
Restart instructions, 64, 65, 451, 454
RETI, 66
RETN, 66
Return address, changing of, 120-21
Return instructions, 120-21
Return from interrupt instructions, 121
Return with skip instructions, 120-21
RL, 20, 53
RLC, 20
RLD, 264
ROM (read-only memory), 48
Rotation (circular shift), 20-22, 24, 91-92, 282-87
Row major order (for storing arrays), 205, 209
RR, 20, 80
RRC, 20
RRD, 152-53, 257
RST, 64, 65, 451, 454

\section*{\(S\)}

Saving and restoring interrupt status, 5, 105, 107, 124-25
Saving and restoring registers, \(12,14,64-66,121\)
SBC A,A (extend Carry across A), 84
Searching, 35-38, 331-35
Secondary instructions, 4, 38
Secondary registers, 4
Semicolon indicating comment, x
Serial input/output, 394-403, 413-24
SET, 18-20, 53
Set instructions, 102
Set Origin (ORG) pseudo-operation, \(x\)
Setting bits to \(1,18-20,102\)
Setting directions initialization, 158
PIO (control mode), 60, 63-64, 459
Setting flags, 86-87
Shift instructions, 20-24, 89-92, 448
byte, 181
diagrams, 21-23
digit, 152-53
multibit, 23, 273-87
multibyte, 273-87
32-bit left shift, 223
24-bit left shift, 180
Sign byte, 184-85
Sign extension, 20, 23-24, 273-75
Sign flag, 28-30, 142-43
Sign function, 84
Signed division, 220-24
Signed branches, 28-30, 112-13
Signed numbers, 28-30
Signs, comparison of, 29, 222
SIO (Serial Input/Output Device), 388-89, 394-403, 413-24
16-bit address format, 5
16-bit operations, 217-27
absolute value, 83
addition, 72-73, 74
average, 333
comparison, 81-82, 225-27
counter, 32-33, 35
division, 220-24
flags, effect on, 3
indexing, 128
instructions, 443, 447
multiplication, 217-19
pop, 12
push, 14
registers, ix
shifts, 89-92
subtraction, 27, 74-76
test for zero, 93

6800 microprocessor, differences from, 5
6809 microprocessor, differences from, 5
Skip instructions, 118, 120-21
SLA, 20
Slow instructions, 4, 38
Software delay, 391-93
Software stack, 46
Sorting, 336-46
references, 338
SP register. See Stack pointer
Special cases, 162-63
Special features of processor, 2-5
SRA, 20, 23, 80
SRL, 20, 80
Stack, 12, 14, 49-51
cleaning, 49, 50
data transfers, 12, 14
diagrams, 50, 51
downward growth, 5, 12
overflow, 46
passing parameters, 49-51
pointer, \(6,7,12,49-51\)
POP, 12
PUSH, 14
saving registers, 65
software, 46
underflow, 46
Stack pointer
automatic change when used, 12
comparison, 82
contents, 5, 12
decrementing, 12
definition, 12
dynamic allocation of memory, 49, 66, 125-26
features, 9
incrementing, 14
moving to HL, 49
transfers, 98
Stack transfers, 12, 14, 46
Status bit. See Flags; Flag register
Status signals, 57-58
Status values in I/O, 375
Store instructions, effect on flags (none), 3
String operations, 39-40, 288-318
abbreviations, recognition of, 289, 297, 298
compacting, 311
comparison, 288-91
concatenation, 292-96
copying a substring, 302-07
deletion, 308-12
insertion, 313-18
matching a substring, 300
position of substring, 297-301
search, 39-40

Strobe, 61-62
SUB, single operand in, 16
Subroutine call, 49, 118-20
saving memory, 68-69
variable addresses, 118-20
Subroutine linkage, 49, 103-04, 161
Subscript, size of, 206, 209, 210
Subtraction, 74-76
BCD, 74-76, 231-33
binary, 74-76, 231-33
Carry flag, 27, 76
decimal, 74-76, 231-33
8-bit, 74-76
inverted borrow, 75, 76, 142
multiple-precision, 231-33
reverse, 75
16-bit, 27, 74-76
Subtraction instructions, 74-76
in reverse, 75
with borrow, 76
without borrow, 74-75
Summation, 33
binary, 33
8-bit, 33, 319-21
16-bit, 322-24
Systems programs, conflict with, 140

\section*{T}

Table, 38-39, 41, 68, 69, 125, 189-94
Table lookup, 38-39, 41, 125
Tail of a queue, 414
Ten's complement, 82-83
Terminal I/O, 356-67
Testing, 92-94 array, 241, 262
bits, 18, 19, 25-26, 85
bytes, 92-93
multiple-precision number, 241, 262
16-bit number, 93
32-bit left shift, 223
Threaded code, 44
Threshold checking, 27-31
Timeout, 391-93
Timing for instructions, 442-52
Top of stack, 12
Transfer instructions, effect on flags, 3
Translate instructions, 125
Trivial cases, 162
True comparison, 35, 38
24-bit left shift, 180
Two-byte entries, 34-35, 38-39, 125
Two-dimensional arrays, 42-43, 201-08
Two's complement, 82-83
Two's complement overflow, 28-30, 112-13

\section*{U}

Unconditional jump instructions, 102-04
Underflow of stack, 46
Upside-down addresses, 5, 11

\section*{v}

Validity check for BCD number, 124

\section*{W}

Wait instructions, 123
Walking bit test, 347-49
Wraparound of buffer, 414
Write-only ports, 53-54, 57-58, 62, 65-66, 157

\section*{\(z\)}

Zero flag, 142
block compares, 37
block I/O, 54
branches, 142
comparisons, 26
inversion in masking, 19, 25
load instructions, 3
masking, 19, 93
position in flag register, ix, 434
transfer instructions, 3
uses, 25-27, 31
Zero in front of hexadecimal numbers, 149

\section*{Other Osborne/McGraw-Hill Publications}
An Introduction to Microcomputers: Volume 0-The Beginner's Book, 3rd Edition
An Introduction to Microcomputers: Volume 1-Basic Concepts, 2nd Edition
Osborne 4 \& 8-Bit Microprocessor Handbook
Osborne 16-Bit Microprocessor Handbook
8089 I/O Processor Handbook
CRT Controller Handbook
68000 Microprocessor Handbook
8080A/8085 Assembly Language Programming
6800 Assembly Language Programming
Z80® Assembly Language Programming
6502 Assembly Language Programming
Z8000® Assembly Language Programming
6809 Assembly Language Programming
Running Wild - The Next Industrial Revolution
The 8086 Book
PET® \(/ \mathrm{CBM}^{\text {m }}\) and the IEEE 488 Bus (GP1B)
PET® Personal Computer Guide
CBM \(^{\text {™ }}\) Professional Computer Guide
Business System Buyer's Guide
Osborne CP/M \({ }^{\circledR}\) User Guide, 2nd Edition
Apple II \({ }^{\circledR}\) User's Guide
Microprocessors for Measurement and Control
Some Common BASIC Programs
Some Common BASIC Programs - Atari® Edition
Some Common BASIC Programs - TRS-80 \({ }^{\text {TM }}\) Level II Edition
Some Common BASIC Programs - Apple II® Edition
Some Common BASIC Programs - IBM \({ }^{\circledR}\) Personal Computer Edition
Some Common Pascal Programs
Practical BASIC Programs
Practical BASIC Programs - TRS-80 \({ }^{\text {TM }}\) Level II Edition
Practical BASIC Programs-Apple II® Edition
Practical BASIC Programs - IBM \({ }^{\circledR}\) Personal Computer Edition
Practical Pascal Programs
Payroll with Cost Accounting
Accounts Payable and Accounts Receivable
Accounts Payable and Accounts Receivable CBASIC \({ }^{\text {™ }}\)
General Ledger
CBASIC \({ }^{\text {™ }}\) User Guide
Science and Engineering Programs-Apple II \({ }^{\circledR}\) Edition
Interfacing to S-100/IEEE 696 Microcomputers
A User Guide to the UNIX \({ }^{\text {M }}\) System
PET® \(^{\circledR}\) Fun and Games
Trade Secrets: How to Protect Your Ideas and Assets
Assembly Language Programming for the Apple II \({ }^{\circledR}\)
VisiCalc®: Home and Office Companion
Discover FORTH
6502 Assembly Language Subroutines
8080/8085 Assembly Language Subroutines
Your ATARI \({ }^{\text {m }}\) Computer
The HP-IL System
Wordstar \({ }^{\circledR}\) Made Easy, 2nd Edition
Armchair BASIC
Data Base Management Systems
The \(\mathrm{HHC}^{\text {m }}\) User Guide
VIC \(2^{\text {om }}\) User Guide
Your IBM \({ }^{\circledR}\) PC: A Guide to the IBM \(^{\circledR}\) Personal Computer

\section*{Z80 \\ Assembly Language Subroutines by Lance A. Leventhal and Winthrop Saville}

Save valuable programming time with this collection of more than 40 useful subroutines. Each routine has been documented, tested, and debugged, and is ready to use immediately.

\section*{Z80³ Assembly Language Subroutines provides you with}
-General Z80 programming methods (includif̂g a quick summary for experienced programmers).
-Routines for array manipulation, arithmetic, bit manipulation, code conversion, string processing, input/output, and interrupts.
- A discussion of common Z80 assembly language programming errors, as well as the strengths and weaknesses of the Z80 instruction set.
-Directions for implementing additional instructions and addressing modes.

With these subroutines, you can
-Run a specific routine.
-Speed up a program written in a high-level language such as BASIC, Pascal, or Fortran.
-Assist in programming an I/O driver, a diagnostic, a utility, or a systems program.
-Debug, maintain, or revise an existing program.

Z 80 is a registered trademark of Zilog, Inc:```


[^0]:    "' or " "ASCII (characters surrounded by single or double quotation marks)

[^1]:    - Register B. Automatically used as a counter in the DJNZ instruction and in block input and output instructions.
    - Register C. Only register that can be used as an indirect port address for input and output. Automatically used as a port address in block input and output instructions.
    - Index registers IX and IY. Only address registers that allow an indexed offset. Used as source and destination in ADD xy instruction. Can be exchanged with the top of the stack, moved to the stack pointer or program counter, or shifted with ADD xy,xy.
    - Stack pointer. Automatically postincremented by instructions that load data from the stack and predecremented by instructions that store data in the stack. Only address register that can be used to transfer other register pairs to or from memory (PUSH and POP) or to transfer the program counter to or from memory (CALL instructions and RETURN instructions).

[^2]:    Registers Used: AF, BC, DE, HL
    Execution Time: Approximately 1770 to 2340 cycles, depending largely on how many trial subtractions are successful and thus require the replacement of the previous dividend by the remainder
    Program Size: 104 bytes
    Data Memory Required: 3 bytes anywhere in RAM for the sign of the quotient (address SQUOT), the sign of the remainder (address SREM), and a divide loop counter (address COUNT)
    Special Case: If the divisor is 0 , the program returns with the Carry set to 1 , and both the quotient and the remainder set to 0 .

