

altair 8800a^{T.M.}

TECHNICAL INFORMATION



The Altair 8800a is a parallel 8-bit word/16-bit address computer with an instruction cycle time of 2 μ s. Its central processing unit is the 8080 LSI chip. It can accommodate 256 inputs and 256 outputs, all directly addressable, and has 78 basic machine instructions. It is capable of directly addressing up to 65,000 bytes of memory.

As well as the LSI chip, the CPU board contains the two-phase clock, status latch, buffers and the various lines going to the bus. (The buffers are tri-state devices.)

The CPU contains six general-purpose registers, P counter, arithmetic unit, accumulator, stack pointer, instruction decoder, and miscellaneous timing and control circuits. The arithmetic unit contains the circuitry required to perform arithmetic in both decimal and binary forms. The stack pointer defines the current address of the external stack, which resides in memory. The stack is used to service interrupts and provides virtually unlimited subroutine nesting. The instruction decoder decodes the instructions and sets up the various registers, gates, etc., in the CPU for proper functioning.

There are 36 LED status indicators on the front panel, 16 of which are used for the address bus, 8 for the system status latches, and 8 for the data bus. The four remaining LEDs are used for indicating memory-protect, interrupt-enable, system-wait and hold status. Address line inputs A0 through A15, data lines D0 through D7, and the various status lines originate on the CPU board.

The front panel control board contains the circuitry for interfacing between the control switches located on the front panel and the CPU. In addition to the interconnections to the actual processor, this board accepts memory address switches A0 through A15 (also on the front panel). The first eight of these switches (D0 to D7) are used to put data into the CPU.

The front panel logic permits the following functions: STOP—stops the processor immediately after it completes the current instruction; RUN—starts the processor at the current address; EXAMINE—causes the data stored at the location (set by the switches) to be displayed in binary by LEDs; EXAMINE NEXT—steps the P counter once and displays the word

stored at the next location; DEPOSIT—causes the information preset by the switches (A0-A7) to be stored in memory; DEPOSIT NEXT—steps the P counter and loads the memory; SINGLE STEP—steps the program one machine cycle; RESET—clears the CPU and sets up a starting address of 0; PROTECT/UNPROTECT—allows selective write protection of blocks of memory. When a block of memory is protected, it is impossible to write over that block, but its contents can be read out.

With proper adjustments, any memory speed can be used in the 8800a computer, although memory access time must be 500 nanoseconds or less if it is to be run without wait states. In addition to semiconductor RAMs, the processor will also service ROMs and PROMs.

NEW FEATURES

POWER SUPPLY

The power supply provides three voltages to the 8800a bus: +8V pre-regulated at 8 amps; +15V at 500mA; -15V at 500mA.

FAN

A fan has been mounted on the back panel of the 8800a to provide cooler operating temperatures.


18 SLOT MOTHERBOARD

The four-slot expander cards in the Altair 8800 have been replaced with a single-piece 18-slot motherboard. The 18-slot motherboard contains the 100 solder lands that comprise the 100 pin bus.

FRONT PANEL SWITCHES

The front panel toggle switches have 50% longer handles that are flat (instead of round) for easier use.

An assembled Altair 8800a may be ordered with six, twelve, or eighteen sets of edge connectors. The Altair 8800a kits include an edge connector with every plug-in module purchased.



The four boards, along with the power supply, mount in an 18" deep x 17" wide x 7" high (45.7 x 43.2 x 17.7-cm) metal cabinet.

SPECIFICATIONS

Number of Boards	Up to 18
Microprocessor	
Model	8080A
Technology	NMOS
Data Word Size, Bits	8
Instruction Word Size, Bits	8
Clock Frequency,	2MHz
Add Time, Register to	
Register, Microsec.	
Per Data Word	2
Number of Instructions	78
Input/Output Control	
I/O Word Size, Bits	8
Number of I/O Channels	256
Direct Memory Access	Optional
Interrupt Capability	Std. one level
Vectored Interrupt (8 priority levels)	Optional
Software	
Resident Assembler	Yes
Cross Assembler	No
Simulator	No
Higher-level Language	BASIC
Monitor or Executive	Sys. mon.; text edit.
Software Separately Priced	Yes



2450 Alamo S.E. Albuquerque, New Mexico 87106

altair 8800bTM

TECHNICAL INFORMATION

The ALTAIR 8800b computer is a general purpose byte-oriented machine (8-bit word). It uses a common 100-pin bus structure that allows for expansion of either standard or custom plug-in modules. It supports up to 64K of directly addressable memory and can address 256 separate input and output devices. The ALTAIR 8800b computer has 78 basic machine language instructions and is comprised of a power supply board, an interface board, a central processing unit (CPU) board, and a display/control board.

Power Supply Board

The Power Supply Board provides two output voltages to the ALTAIR 8800b computer bus, a positive and negative 18 volts. It includes a bridge rectifier circuit and associated filter circuit, a 10-pin terminal block connector, and the regulating transistors for the positive and negative 18 volt supplies.

Interface Board

The Interface Board buffers all signals between the display/control board and the ALTAIR 8800b bus. It also contains eight parallel data lines which transfer data to the CPU from the Display/Control board.

CPU Board

The CPU board controls and processes all instruction data within the ALTAIR 8800b computer. It contains the model 8080A microprocessor circuit, the master timing circuit, eight input and eight output data lines to the ALTAIR bus, and control circuits.

Display/Control Board

The Display/Control Board conditions all ALTAIR 8800b front panel switches and receives information to be displayed on the front panel. It contains a programmable read only memory (PROM), switch and display control circuits, and control circuits to condition the CPU.

NEW DESIGN FEATURES

Several new design features have been incorporated into the electronic and mechanical areas of the ALTAIR 8800b computer. Some of the new design features include additional front panel capabilities, redesigned power supply, and various electronic and mechanical design advancements.

New Front Panel Switches

Five new front panel switch positions have been added to the ALTAIR 8800b computer to expand the front panel capability.

1. **SLOW** position: Permits execution of a program at a rate of approximately 2 machine cycles per second or slower. The normal machine speed is approximately 500,000 machine cycles per second. The ALTAIR 8800b operates in the slow mode as long as the SLOW switch is depressed on the front panel.
2. **DISPLAY ACCUMULATOR** position: Displays the contents of the CPU accumulator register on the ALTAIR 8800b front panel.
3. **LOAD ACCUMULATOR** position: Loads the information present on the lower eight front panel address switches into the CPU accumulator register.
4. **INPUT ACCUMULATOR** position: Inputs the information present at an Input/Output device into the CPU accumulator register. The Input/Output device is selected on the upper eight front panel address switches.
5. **OUTPUT ACCUMULATOR** position: Outputs the contents of the CPU accumulator register to a selected input/output device. The input/output device is selected on the upper eight front panel address switches.



New Power Supply

The new power supply in the ALTAIR 8800b contains an 8 volt, 18 ampere tapped secondary supply which permits the addition of up to 16 printed circuit cards, and pre-regulated positive and negative 18 volt, 2 ampere supplies. A multiple tapped primary transformer provides for 110/220 volt operation and a 50/60 Hz operation.

Electronic Design Advancements

The electronic design advancements on the ALTAIR 8800b are in the CPU and front panel circuit boards.


1. **CPU**. The new CPU circuit board uses the Intel 8224 clock generator integrated circuit (IC). The 8224 IC provides a specified clock frequency to the ALTAIR 8800b using an external crystal and dividing the crystal frequency down to 2MHz. Therefore, both the clock pulse widths and phasing (as well as frequency) are crystal controlled.
2. **Front Panel**. All front panel data lines are connected to an interface which buffers them from the rest of the ALTAIR 8800b. The front panel circuits also use a programmable read only memory (PROM) which contains programs for the following eight functions:
EXAMINE
EXAMINE NEXT
ACCUMULATOR DISPLAY
ACCUMULATOR LOAD
DEPOSIT
DEPOSIT NEXT
INPUT ACCUMULATOR
OUTPUT ACCUMULATOR

The front panel circuits also have a wiring option which allows the CPU to perform a complete instruction cycle or a single machine cycle during the single step or slow operation.

Mechanical Design Advancements

The mechanical design advancements on the ALTAIR 8800b are incorporated for ease of assembly and maintenance.

1. The wiring harness connection which exists on the front panel of the ALTAIR 8800 is replaced with ribbon cables. These ribbon cables connect the front panel circuits to the interface circuits.
2. The four slot expander cards in the ALTAIR 8800 have been replaced by a single piece 18-slot motherboard. The 18-slot motherboard contains 100 solder leads which comprise the 100 pin bus.
3. A new multi-color and redesigned dress panel is used in the ALTAIR 8800b. The front surface of the dress panel has a protective sheet of mylar to insure that the graphics are not rubbed or scratched off.



8800b BLOCK DIAGRAM

8800b BLOCK DIAGRAM DESCRIPTION

The 8800b computer contains four main circuits: a Central Processing Unit (CPU), a Memory, an Input/Output (I/O), and a Front Panel. The CPU controls the interpretation and execution of software instructions, and the Memory stores the software information to be used by the CPU. The I/O provides a communication link between the CPU and external device. The Front Panel allows the operator to manually perform various operations with the 8800b. The 8800b block diagram description explains: A) the communication between the CPU and the memory or I/O circuits; and B) the communication between the CPU and the front panel.

CPU to Memory or I/O Operation


The Memory or I/O operation requires several main signals which allow for transfer of data to and from the CPU. The ADDRESS (A0-A15) signal consists of sixteen individual lines from the CPU to the Memory or I/O device. This signal represents a particular memory address location or external device number which is needed to establish communications with the Memory or I/O Device. Once the ADDRESS (A0-A15) data is presented to the Memory or I/O device, the CPU generates various STATUS signals. The STATUS signals either enable decoding of a memory address, or they condition the I/O device card to send or receive data from the CPU.

Data from the Memory or I/O device is presented on the DATA IN (DI0-DI7) lines and applied to eight non-inverting bus drivers. The drivers are enabled by a PDBIN signal from the CPU and a BC (bus control) signal. The BC signal is LOW when the Front Panel is not in operation. The eight non-inverting bus drivers, when enabled, present the input data to BI-DATA (D0-D7) lines which apply the data from the Memory or I/O device to the CPU.

Data to the Memory or I/O device is presented on the DATA OUT (DO0-DO7) lines from the BI-DATA (D0-D7) lines from the CPU. The RDY (ready) line either forces the CPU to a wait state while data is being transferred or allows the CPU to process data.

Front Panel Operation

The Front Panel Operation is very similar to the Memory or I/O operation. The Front Panel gains control of the CPU by producing a HIGH BC signal. The BC signal disables the DATA IN (DI0-DI7) lines from a Memory or I/O device and enables the FDI0-FDI7 lines. The FDI0-FDI7 lines contain Front Panel data which is transferred to the CPU upon the occurrence of the PDBIN signal. All data from the CPU to the Front Panel is applied to the DATA OUT (DO0-DO7) lines and displayed on the Front Panel.



COMPATABILITY

Compatibility

All of the current 8800 software is compatible with the 8800b, and all the current plug-in circuit boards are compatible, with the exception of the 8800a CPU Board.

Memory Cards

1. 4K Dynamic RAM Memory Board
2. 4K Static RAM Memory Board
3. 16K Static RAM Memory Board
4. PROM Memory Board

Interface Cards

1. Serial Interface Board
2. Parallel Interface Board
3. Audio-cassette Interface Board
4. Disc Controller Board

ALTAIR 8800b Specifications


Number of Boards	Up to 18
Microprocessor	
Model	8080A
Technology	NMOS
Data Word Size, Bits	8
Instruction Word Size, Bits	8
Clock Frequency	2M Hz
Add Time, Register to Register, Microsec. Per Data Word	2
Number of Instructions	78
Input/Output Control	
I/O Word Size, Bits	8
Number of I/O Channels	256
Direct Memory Access	Optional
Interrupt Capability	Std.
Vectored Interrupt (8 priority levels)	Optional
Software	
Resident Assembler	Yes
Higher-level Language	BASIC
Monitor or Executive	Sys. Mon.; text edit.
Complete Software Library Separately Priced	Yes



2450 Alamo S.E. / Albuquerque, New Mexico 87106

altair^{T.M.} 680b

TECHNICAL INFORMATION



The ALTAIR 680b microcomputer is an excellent compromise between computer power and low cost structure, without sacrificing design reliability. The system is based on the 6800 microprocessing unit, which adapts nicely to a minimum design configuration. The ALTAIR 680b measures 11-1/16" wide x 11-1/16" deep x 4-11/16" high. The basic system is available in two configurations, depending on the intended application.

Almost all of the 680b circuitry is contained on a single large printed circuit board, including memory and a built-in I/O port. The full front panel model contains all of the controls necessary to program and operate the computer and includes an additional printed circuit board, which provides all of the logic circuitry necessary to reset, halt or start the processor. Also located on this board are switches and associated LED indicator lights for each of the sixteen address lines and eight data lines. The front panel circuit board mounts directly to the main printed circuit board via a 100-contact edge connector. The power switch is located on the back panel of the unit for safety purposes. A "turn-key" front panel model, which eliminates all control except restarting the processor, is also available.

The basic ALTAIR 680b computer can be subdivided into five functional sections. These are the MPU and clock, the memory, an I/O port, control and indication, and the power supply. The first three of these sections, along with the power supply regulation components, are located on the main printed circuit board.

At the heart of the 680b system is the 6800 Microprocessing Unit, which is largely responsible for the overall simplicity of the 680b design. The 6800 MPU contains three 16-bit registers and three 8-bit registers. The program counter is a two byte register which keeps track of the current address of the program. The stack pointer is also a two byte register which keeps track of the current address of the program and contains the next address in an external, variable length push-down/pop-up stack. The index register is a two byte register used to store data or a memory address for indexed addressing operations. There are two single byte accumulators used for holding operands and results from the arithmetic logic unit (ALU). The 8-bit condition code register indicates the results of an ALU operation. In this register there are two unused bits, kept at a logic one. The remaining six bits are used to indicate the status of the following: carry; half carry; overflow; zero; negative; interrupt.

The 6800 has seven different addressing modes, with the particular mode being a function of both the type of instruction and the actual coding within the instruction. The seven modes include the following: Accumulator Addressing—one byte instructions, specifying either of the two accumulators; Immediate Addressing—two or three byte instructions, with the MPU addressing the location given in the 2nd or 2nd and 3rd bytes when the immediate instruction is fetched; Direct Addressing—two byte instructions which allow the user to directly address the lowest 256 bytes of memory in the machine; Extended Addressing—three byte instructions, the second two bytes referring to an absolute address in memory for the operation; Indexed Addressing—two byte instructions, the second byte being added to the 16-bit index register to give the address of the operand; Implied Addressing—one byte instructions and the instruction itself gives the address; Relative Addressing—two byte instructions where the second byte is added to the lower 8 bits, allowing the user to address memory + 129 to -125 bytes from the location of the present instruction.

There are several timing and control signals required to operate the MPU. Two clock inputs are required, phase 1 and phase 2. These must be nonoverlapping and run at the Vcc voltage level. In the 680b the clock is a 2-MHz crystal controlled oscillator with logic to provide a 500-KHz two phase clock.

Sixteen active high address outputs are used to specify the sections of memory or I/O to be used. These can drive up to one standard TTL load and 130 pf. There are also eight bi-directional data lines with the same drive capability as the address lines.

NEW MEMORY FEATURES

MITS is pleased to announce the development of a 16K static memory card for the Altair 680b. With an access time of 215 nanoseconds and low power consumption of 5 watts, we feel that this is an excellent addition to the Altair 680b.

The 680b cabinet has room for up to three 16K static memory cards, thereby increasing the memory of the Altair 680b to 49K.

SPECIAL FEATURES

PROM monitor.

1702A PROM monitor chip programmed so that you can immediately load and run paper tape object programs such as the text editor and assembler (see below).

Asynchronous Communication Interface Adapter (ACIA).

Allows the machine to transmit and receive a character at a time rather than one bit. Minimizes software needed for I/O routines. Contains crystal clock for baud rate synchronization. User-selectable for RS232, Baudot, TTY, 20ma current loop. Baud rates of 50, 75, 110, 134.5, 150, 200, 300, 600, 1200, 1800, 2400, 4800, and 9600.

Two Pass Resident Assembler and Text Editor


A two pass resident assembler and text editor will be available for assembly language programming. This software is compatible with Motorola's format for assembly language programs, text and object files. 8K bytes of memory are required to run this package. The assembler produces a full assembly listing on the second pass, including the hex codes for the location counter and the instruction mnemonics. A symbol table listing is also produced. The text editor has full capabilities for text editing, including line insertion, printing, deletion and modification; as well as commands for changing one string of characters to another and for searching the text buffers for a particular character string.

Basic Interpreter

A BASIC interpreter has been developed which will be comparable to the B800 8K BASIC interpreter.

Buffered Data Lines

All data lines are buffered to provide fanout capability of over 20 standard TTL loads.



Altair 680b, to 49K.



The Altair 680b is also available in this Turnkey Model which has a power indicator light and controls for RESET and RUN/HALT on the front panel. The system PROM monitor, when used in conjunction with a terminal, eliminates the necessity for toggling front panel switches to load bootstraps or to examine and change memory contents.

Altair 680b Specifications	
No. of Boards	Up to 3 additional
Microprocessor	
Model	6800
Technology	NMOS
Data Word Size, Bits	8
Instruction Word Size, Bits	8
Clock Frequency	500KHz
Add Time, Register to Register, Microsec. Per Data Word	2
Number of Instructions	72
Input/Output Control	
I/O Word Size, Bits	8
Number of I/O channels	256 Memory Address Locations Designated
Interrupt Capability	Std.
Type of Interrupt System	Maskable (Interrupt Request) and Non-maskable Interrupt
Software	
Resident Assembler and Editor	Yes
Higher-level language	BASIC
Monitor	Resident System Monitor on PROM
Complete Software Library Separately Priced	Yes

 mits

2450 Alamo S.E. / Albuquerque, New Mexico 87106