SUDNOUN NE LINKAGE - AN EXAMPLE INSTRUCTION SET CONT. THE EXAMPLE SHOWS LINKAGE TO AND FROM A SUBROUTINE FOR PINDING THE ABSOLUTE VALUE OF AN ARGUMENT FIELD. SUBROUTINES WILL BE USED FREQUENTLY SINCE THEY HELP A PROGRAMMER CONSERVE MEMORY SPACE. NOTE THAT THE USE OF BRANCH NEGATIVE OR BNP POSITIVE INDIRECT ADDRESSING MAKES ACCESSING THE ARGUMENT FIELD MUCH EASIER. BRANCH NEGATIVE OR ZERO COMMENTS LOCATUN CONTENTS MNEMONIC 57 В BRANCH Q MAIN PROFRAM CALLING PROGRAM INSTRUCTION CALL ABSOLUTE VALUE SUBROUTINE ADDRESS OF ARGUMENT CALLING PROGRAM INSTRUCTION 60 BF BRANCH FLAG 1000 11150000110 1012 702002110 1024 1500 1115000010 ADDI 1500 8010 BRANCH TO THE INSTRU-BAL 2110 2000 CTION AMLSB P ADPR-ESS IF THERE IS A FLAG AMLSB Q 1030 2415001300 C 1500 1300 FLAG AMLSB Q SUBROUTING TO FIND ABSOLUTE VALUE OF INPUT ARG. 61 BNF BRANCH NO FLAG 2000 3221130000. SF 2113 0000 SET INDIRECT FLAG IN RETURN ADDRESS = ADDRESS 70 BAL BRANCH AND LINK THE CONTENT OF THE OF ADDRESS OF ARGUMENT TEST SIGN OF ARGUMENT- 2LEVEL INDIRECT ADDR. 2012 5320502110 BPZ 2062 IF NEGATIVE, SAVE ARGUMENT ZERO ORIGIONAL ARGUMENT INSTRUCTION ADDRESS 2024 2621272110 MVF 2127 2110 2036 2110 2221102110 5VB 2110 COUNTER (ADDRESS OF PLACE COMPLEMENT IN ARGUMENT LOCATION ADD 4 TO RETURN ADDRESS CLEAR INDIRECT ADDRESS FLAG PADDRESS FILLED IN BY CALLING PROGRAM, RETURN TO MAIN ROOM FOR UP TO 12 DIGIT ARGUMENT 2221102127 SVB 2050 2110 2127 NEXT SEQUENTIAL 2062 1121130004 ADDI 3321130000 CF 2113 8004 INSTRUCTION) IS STORED 0000 AMLSB & ADDRESS. 2106 8000 470000 THEN A BRANCH IS MADE TO THE P ADDRESS USED TO LINK TO 2114 000000000000 PROGRAMMING EXAMPLE - OCTAL TO DECIMAL CONVERSION SUBROUTINE SUBROUTINES. LOCATION CONTENTS MAEMONIC COMMENTS INPUT DIGITS Q OO IND INPUT CHARACTERS OI INC SUBROUTINE TO CONVERT OCTAL TO DECIMAL OUTPUT DIGITS MOVE TO DIGIT FIELD TO BE CONVERTED TO 1404 30 OUD OUTPUT CHARACTERS & CHARACTER OUTPUT FIELD IS AT 1405 APDRESSED 31 OUC ON LEFT. LEADING ZEROES REPLACED BY DUMP MEMORY AS 35 DMP BLANKS, CHARACTER CODE FOR DIGITS O-9 IS 20-31 BLANK IS 40 Q ADDRESS ON BAL SHOULD BE 1160 DIG-ITS 00400 1333 1400 1610470040 MVF1 1611671333 MVF1 1611131406 MVF1 1047 SET LEAD ZERO SUPPRESS 1000 OPERATION OF INPUT/OUTPUT 1012 INITIALIZE POWER OF 10 POINTER MVFI INSTRUCTIONS DEPENDS ON USER INITIALIZE OUTPUT FIELD POINTER 1024 MVFI 1113 PREFERENCE AND EQUIPMENT. 0040 1036 16111700160 MVF1 1117 SET DIGIT BEING GENERATED TO ZERO OR BLANK 1050 2214041167 SUB 1404 SUBTRACT A POWER OF 10 FROM OCTAL FIELD IN MOVE DIGIT AND BRANCH 4311760000 BPZ1 2114041167 ADD 0000 BRANCH IF NOT NEGATIVE RESULT 1062 1176 AND LINK, ONLY THE OCTAL DIGITS ARE MOVED OR STORED. 1404 1074 ADD POWER OF 10 BACK <u> </u> \$000 1106 1400000000 MVFI MOVE PECIMAL DIGIT TO OUTPUT FIELD 0000 1120 FLAGS IN DESTINITION ARE 111130002 ADDI 1113 0002 OVIPUT FIELD POINTER TO NEXT CHARACTER POSITION 1132 111670004 ADDI 1167 0004 TO NEXT LOWER POWER OF 10 UNALTERED. T426 TEST IF AT END OF OUTPUT FIELD 144 141/37426 1113 CI 176 420000000 BZI 0000 RETURN IF FINISHED; Q ADDR IS POWER TO POINTER 0000 THE PROGRAMMING EXAMPLES TO 471036 1410470040 CI 1036 THE RIGHT ARE GIVEN TO ILLUS TRATE THE USE OF THE MINI-CONTINUE IF NOT FINISHED 0040 TEST IF DIGIT BEING GENERATED IS A BLANK 4512460000 BNPI 1611170020 MVFI 1210 1246 INSTRUCTION 0000 BRANCH IF NOT MINI COMPUTER'S IF SO, CHANGE TO THE CHARACTER ZERO CLEAR LEAD ZERO SUPPRESS 0020 1222 1117 THE PROGRAMS HAVE SET. NOT BEEN TESTED AND PROBABLY HAVE ONE OR MORE ERRORS 1234 1610470020 MUFI 1047 1246 1111170001 ADDI 1117 INCREMENT DIGIT BEING GENERATED 0001 1260 471050 1050 CONTINUE EACH. 46113200 1266 POTENTIAL BUILDERS WHO 10**7 POWER OF 10 TABLE 1276 3641100 10**6 HAVE ACCESS TO LARGER COMPUTE-RS ARE PROBABLY USED TO AN 1305 303240 10 **5 1313 10**4 23420 ASSEMBLY OR COMPILER LANG-T750 1320 10 ** 3 UAGE INSTEAD OF STRAIGHT 1324 744 10**2 MACHINE LANGUAGE AS USED IN 1327 72 10 ** 1 THESE EXAMPLES. THERE IS 1331 ŌΙ 10 **0 PROBABLY NOT ENOUGH MEMORY 1333 1267 ADDRESS POINTERS TO POWERS OF 10 TO FIT AN ASSEMBLER PROGRAM 1337 1276 INTO MINI-MINI. ASSEMBLERS 1343 1304 HAVE HOWEVER BEEN WRITTEN 1347 1311 FOR OTHER SMALL COMPUTERS IN 1353 1315 1357 1320 SCALE HARDWARE. IF SOMEBODY 1363 1322

WOULD LIKE TO WRITE AN

CAN ACCEPT IT.

ASSEMBLER AND SHARE IT WITH OTHER BUILDERS, THEY WOULD

GREATLY APPRECIATE IT. ASA STANDARD BASIC FORTRAN IV 15

PROBABLY THE MOST UNIVERSAL LANGUAGE TODAY. EVERY MEDIUM AND LARGE SCALE COMPUTER

1367

1373

1324

0000000000 1405 00000000000000000

THE ABOVE SUBROUTINE USES THE SUCCESSIVE SUBTRACTION OF POWERS OF IO METHOD FOR CONVERSION. IN AN ACTUAL DESK CALCULATOR PROGRAM, IT WOULD PROBABLY BE DESIRABLE TO USE THE SUCCESSIVE DIVISION BY IO METHOD SINCE A DIVISION SUBROUTINE WOULD BE ALREADY IN CORE. THE SPACE OCCUPIED BY THE TABLES WOULD THEN BE FREE FOR OTHER USES.

OCTAL INPUT FIELD

8 CHARACTER OUTPUT FIELD


IF THE INSTRUCTION 2600060007 OR 1600100000 IS LOADED INTO LOCATION BERO AND EXECUTED, THE ENTIRE MEMORY WILL BE CLEARED TO BEROES. TRY TO FIGURE OUT HOW IT WORKS. OR 1600100000 IS LOADED INTO LOCATION ZERO AND REGISTERS

COMPLETE DETAILED PLANS FOR THE CENTRAL PRO-CESSING UNIT CANNOT BE GIVEN FOR REASONS MENTIONED EARLIER. HOWEVER EACH PHASE OF THE DESIGN PROCEDURE WILL BE DISCUSSED AND A PART OF THAT PHASE WORKED OUT TO THE EQUATION OR CIRCUIT LEVEL. IT WILL BE LEFT TO THE READER TO APPLY THE SAME TECHNIQUE TO COMPLETE EACH PHASE.


EVEN THOUGH NO ACCUMULATOR REGISTER IS NEEDED, OTHER REGISTERS ARE REQUIRED TO HOLD THE VARIOUS ADDRESSES. THERE IS A MEMORY ADDRESS REGISTER (MAR) OF 12 BITS (4 DIGITS) AND A MEMORY DATA REGISTER (MDR) OF 4 BITS (1 DIGIT WITH FLAG) ASSOCIATED WITH THE MEMORY. 2 REGISTERS OF 12 BITS EACH WILL BE REQUIRED TO HOLD THE P ADDRESS (PAR) AND THE Q ADDRESS (RAR). WE WILL NEED AN INSTRUCTION ADDRESS REGISTER (IAR) OF 12 BITS TO POINT TO THE NEXT INSTRUCTION. AN OPERATION REGISTER (OPR) OF 6 BITS WILL BE NEEDED TO HOLD THE OP CODE OF THE CURRENT

INSTRUCTION. FINALLY A DIGIT BUFFER REGISTER OF ONE DIGIT + FLAG WILL BE NEEDED TO SAVE A DIGIT BETWEEN 2 MEMORY CYCLES, THE ENTIRE OPERATION OF THE COMPUTER INVOLVES THE CONTROLLED TRANSFER OF DIGITS AMONG THESE REGISTERS AND THROUGH A 3 BIT PARALLEL ADDER AS WELL AS CAUSING SOME OF THE REGISTERS TO COUNT. WHAT COULD BE SIMPLER?

INSTRUCTION DIAGRAMMING
BEFORE WE CAN DECIDE WHAT OPERATIONS EACH
REGISTER SHOULD BE CAPABLE OF PERFORMING
AND WHAT KIND OF TRANSFER CIRCUITRY IS
REQUIRED, WE NEED A DIAGRAM OF THE FETCH
AND EXECUTION PHASE OF EACH INSTRUCTION.
FOR EXAMPLE, CONSIDER THE FETCH OF THE
INSTRUCTION 2101000200. WE NEED TO GET
THE 21 INTO OPR, THE OLOO INTO PAR, AND
THE 0200 INTO QAR. THE IAR SHOULD BE
INCREMENTED BY 10 TO POINT TO THE NEXT
INSTRUCTION. BELOW IS A FLOWCHART OF
THE FETCH OF THIS INSTRUCTION.



THE VARIABLE F IS A COUNTER THAT COUNTS
FETCH CYCLES AND CONTROLS DATA TRANSFERS.
THE OPR, PAR, AND QAR ARE SHIFT REGISTERS THAT
SHIFT 3 BITS (ONE DIGIT) LEFT BEFORE THEY ARE
LOADED WITH A NEW DIGIT ON THE RIGHT END.
AT THE END OF THE PROPER NUMBER OF FETCH
CYCLES, EACH REGISTER HAS ITS DIGITS IN
THE RIGHT PLACE. IF THE INSTRUCTION BEING
FETCHED IS AN IMMEDIATE INSTRUCTION, THE
QAR SHOULD BE LOADED INSTEAD WITH THE
ADDRESS OF THE RIGHTMOST DIGIT OF THE Q
ADDRESS WHICH IS AVAILABLE FROM THE IAR
WHEN F=9. INDIRECT ADDRESSES WILL ALSO
HAVE TO BE RESOLVED DURING INSTRUCTION
FETCH SINCE THE INDIRECT FLAG IS NOT



IN THE ABOVE FLOWCHART, E CONTROLS THE REGISTER TRANSFERS. FLAG.
PREVENTS THE Q FIELD FROM BEING TERMINATED BY A FLAG IN THE RIGHTMOST DIGIT. SGN IS THE MACHINE INDICATOR THAT SHOWS THE SIGN OF THE
RESULT. 0=0, 1=+,2=-. NOTE THAT THE SAME FLOWCHART COULD BE USE!
FOR SUBTRACT IF THE BLOCK THAT SETS CARRY =0 IS CHANGED TO SET
CARRY=1; THE BLOCK THAT SETS DIREO IS CHANGED TO SET DER: 7; AND
THE BLOCK DBR+MDR > MDR INSTEAD USES THE 7'S COMPLEMENT OF DBR

HAVING DIAGRAMMED THE INSTRUCTIONS, WE ARE NOW IN A POSITION TO SPECIFY THE OPERATIONS PERFORMED BY EACH REGISTER AND THE TRANSFER PATHS BETWLEN REGISTERS. THE MAR WILL HAVE TO BE ABLE TO COUNT UP AND ACCEPT A PARALLEL 12 BIT ADDRESS. THE MOR HAS TO ACCEPT A 3 BIT DIGIT AND FLAG INDEPENDENTLY, THAT IS, WHEN A DIGIT IS STORED AS IN MOVE DIGIT,
THE FLAG IN THAT MEMORY LOCATION
SHOULD NOT BE ALTERED, THE PAR WILL HAVE TO BE ABLE TO SHIFT LEFT 3 BITS AT A TIME, ACCEPT 3 BITS IN PARALLEL AT 115 RIGHT END, AND COUNT DOWN.
THE GAR IS THE SAME EXCEPT THAT IT
WILL ALSO BE ABLE TO ACCEPT A 12 BIT
APPRESS IN PARALLEL IN THE CASE OF IMMEDIATE INSTRUCTIONS. THE OPR IS PROBABLY THE SIMPLEST REGISTER. IT ONLY HAS TO ACCEPT 3 BITS IN PARALLEL AND SHIFT LEFT. THE IAR MUST COUNT UP AND ACCEPT A 12 BIT APPRESS FOR THE BRANCH INSTRUCTIONS. THE REG-ISTERS ARE BEST IMPLEMENTED WITH THE TYPE 7474 DUAL D FLIP-FLOP OR WHERE A SIGNIFICANT REDUCTION IN EXTERNAL GATES CAN BE REALIZED, THE 7473 OR 7476 DUAL J-K FLIP-FLOPS. THE LATTER ALSO HAS DIRECT SET INPUTS AND COSTS MORE. AS AN EXAMPLE OF FLIP-FLOP USAGE IN REGISTER DESIGN, CONSIDER THE DIA-GRAM BELOW WHICH CAN BE VSED AS THE OPR.

RIGHT

DATA IN


LEFT

DATA IN

LEFT


DATA IN


TYPE 7474 DUAL D FLIP-FLOPS ARE
USED. TO OPERATE THE REGISTER, THE
DIGIT TO BE INSERTED INTO THE REGISTER IS PRESENTED TO THE 3 DATA
IN LINES. AFTER A CONDITIONING DELAY
OF 100 NSEC OR MORE, A & TO I TRANSITION ON THE SHIFT LINE WILL CAUSE
THE INFORMATION CURRENTLY IN THE
REGISTER TO BE SHIFTED LEFT, LOOSING
THE LEFT DIGIT AND INSERTING THE
DATA INTO THE RIGHT DIGIT. A MORE
COMPLEX REGISTER IS THE QAR. EACH
CELL OF THE REGISTER HAS TO ACCEPT
INFORMATION FROM 3"SOURCES": 12
BIT PARALLEL INBUT, THE NIM-3 CELL
FOR SHIFTING, AND A LOGIC NETWORK
FOR COUNTING, THE SHIFTING AND
COUNTING MUST BE DONE WITH THE
SYNCHRONOUS INPUTS BUT THE 12 BIT
PARALLEL LOAD MAY BE DONE WITH
THE DIRECT SET AND CLEAR INPUTS.
TO MAKE THE REGISTER SHIFT IN THE
DIGIT FROM THE DIGIT IN LINES, ACTIVATE THE SHIFT CONTROL LINE AND
ABOUT 100 NSEC OR MORE LATER, PROVIDE A O TO I TRANSITION ON THE OPERATE LINE. TO COUNT DOWN, ACTIVATE
THE COUNT LINE; WAIT 500 NSEC, AND
HIT THE OPERATE LINE. TO DO A
PARALLEL LOAD, APPLY A O TO THE
RESET LINE FOR 50 NSEC OR MORE AND
THEN ACTIVATE THE LOAD LINE AFTER
REMOVING THE RESET SIGNAL. DO
NOTHING WITH THE OPERATE LINE.
7473 FLIP-FLOPS CAN BE USED IN THE
PAR SINCE PARALLEL LOADING
CAPABILITY IS NOT NECESSARY.



THE 4 LOW ORDER BITS OF THE IAR ARE SHOWN ABOVE. TO MAKE THE IAR COUNT, IT IS ONLY NECESSARY TO APPLY A PULSE TO THE COUNT INPUT. THE PARALLEL LOADING OF 12 BITS IS ACCOMPLISHED AS WITH THE QAR EXCEPT THAT THE RESET SIGNAL AND LOAD SIGNAL SHOULD BE OF AT LEAST 200 NSEC DURATION SO THAT TRANSIENTS FROM THE COUNTING HOOKUP CAN DIE OUT.

BELOW IS A DIAGRAM OF THE 3 BIT PARALLEL ADDER THAT IS NEEDED FOR THE ARITHMETIC INSTRUCTIONS. TO USE THE ADDER, IT IS NECES-SARY ONLY TO APPLY THE 2 DIGITS TO BE ADDED, A AND B, ALONG-WITH THE CARRY IN BIT; WAIT 200 NSEC OR MORE; AND LOAD THE SUM OUTPUT AND CARRY OUT BIT INTO SOME REGISTER. MO CLOCKS OR TIMING IS NEEDED FOR THE ADDER.







DATA MOVEMENT AND REGISTER MULTIPLEXORS MINI-MINI COMPUTER F

בעצערובה רטשי

AS MENTIONED EARLIER, THE ENTIRE OPERATION OF THE COMPUTER IS BASED ON DATA TRANSFERS BETWEEN REGISTERS.
IN THE MINI-MINI COMPUTER THERE
ARE TWO TYPES OF DATA, THE 3 BIT
DIGIT AND THE 12 BIT ADDRESS. THE PAR AND QAR HANDLE BOTH TYPES, THE OTHER REGISTERS HANDLE ONLY I TYPE. A LOOK AT THE INSTRUCTION FLOWCHARTS WILL REVEAL ALL THE VARIOUS TRANS-FERS THAT ARE NEEDED, A DATA TRANS-FER 15 DEFINED BY SPECIFYING A SOURCE AND A DESTINATION REGISTER. IN ORDER TO REDUCE THE NUMBER OF GATES REQUIRED, TWO DATA BUSSES WILL BE USED, ONE FOR DISITS AND ONE FOR ADDRESSES. IN A DATA BUS SYSTEM ALL DESTINATION REGISTER'S INPUTS ARE CONNECTED TO THE DATA BUS. A PARTICULAR REGISTER RECEIVES DATA FROM THE BUS WHEN ITS "LOAD" OR "OPERATE" LINE IS ACTIVATED. THE BUS IS DRIVEN BY AGATING NETWORK CALLED A MULTIPLEXOR. THE OUTPUTS
OF ALL POSSIBLE SOURCE REGISTERS
ARE CONNECTED TO THE MULTIPLEXOR IMPUTS. OTHER MULTIPLEXOR INPUTS ALLOW THE DATA FROM A PARTICULAR SOURCE REGISTER TO BE PLACED ON THE DATA BUS. AS A RESULT, A DATA TRANSFER IS ACCOMPLISHED BY SIMPLY SELECTING A SOURCE REGISTER WITH THE MULTIPLEXOR, WAITING A SHORT TIME, AND ACTIVATING THE DES-IRED DESTINATION REGISTER. IN THE DIGIT BUS SYSTEM THERE ARE 6 DISTINCT SOURCES: DBR, MDR, THE 7'S COMPLEMENT OF MDR, ADDER SUM OUTPUT, AND 2 EXTERNAL INPUT SOURCES; AND ? DESTINATIONS: PBR, MOR, DIGIT INPUT OF GAR, PAR, AND OPR, AND 2 EXTERNAL OUTPUT REGISTERS. THE 7'S COMPLE-MENT OF MOR SOURCE WILL BE NEEDED FOR THE SUBTRACT INSTRUCTIONS. THE ADDRESS BUS SYSTEM HAS 3 SOURCES: PAR, QAR, LAR; AND 3 DES-TINATIONS: QAR, IAR, MAR. THE DIGIT MULTIPLEXOR IS SHOWN DELOW, THE ADDRESS MULTIPLEXOR IS SIMILIAR BUT NGEDS ONLY 3 SOURCE INPUTS AND ONLY THE TRUE OUTPUT FOR THE BUS.





THE TIMING AND TRANSFER CONTROL BLOCK ABOVE IS RESPONSIBLE FOR IMPLEMENTING THE INSTRUCTION FLOW CHARTS DRAWN EARLIER. THE VARIOUS
CONTROL SIGNALS IT GENERATES ARE ALL A FUNCTION OF THE OPR
CONTENTS: THE FLAG BIT, AND THE INTERNAL MACHINE CYCLE COUNTERS
SUCH AS THE F.I. AND E COUNTERS IN THE FLOWCHARTS. EVENTS
OCCURRING DURING A SINGLE MEMORY CYCLE CAN BE COORDINATED
BY THE VARIOUS MEMORY TIMING SIGNALS THAT WILL BE AVAILABLE.
UNFORTUNATELY, NO SPECIFIC DETAILS CONCERNING THIS BOX CAN BE
GIVEN WITHOUT HAVING ACTUALLY CONSTRUCTED ONE. THIS IS AN AREA
OF THE MACHINE WHERE THE BUILDER CAN DEMONSTRATE HIS
INGENUITY! SO FAR MOST OF THE HARD-TO-FIND SPECIFICS HAVE
BEEN GIVEN, THE REST IS RELATIVELY STRAIGHTFORWARD.
GO TO IT!

THE INFORMATION ON THIS AND THE MEXT FEW SHEETS IS A SKETCHY DESCRIPTION OF A SMALL, GENERAL PURPOSE COMPUTER BUILT AROUND A STACK OF 4 MEMORY PLANES, ORIGIONALLY FROM A 1401 COMPUTER, AVAILABLE QUITE CHEAPLY FROM MIKE QUINN ELECTRONICS. WHERE SPECIFIC LOGIC QUINN ELECTRONICS. WHERE SPECIFIC LOGIC DIAGRAMS OR BOOLEAN EQUATIONS ARE GIVEN THEY ARE DESIGNED AROUND THE 7400 SERIES OF TTL INTEGRATED CIRCUITS, ALSO AVAILABLE FROM MIKE QUINN AT SUPPLUS PRICES. THESE SHEETS ARE INTENDED TO START THE FLOW OF IPEAS IN AM AMBITIOUS EXPERIMENTER AND SUPPLY HARD-TO-FIND EXPERIMENTER AND SUPPLY HARD-TO-FIND EXPERIMENTER AND SUPPLY HARD-TO-FIND INFORMATION, PARTICULARLY ON MEMORY DRIVE CIRCUITS AND INSTRUCTION SET DESIGN, CONSTRUCTIONAL INFORMATION AS FOUND IN POPULAR ELECTRONICS WOULD I. REQUIRE A FULL LENGTH BOOK, 2. REQUIRE THAT THE AUTHOR HAVE BUILT THE MACHINE EXACTLY AS DESCRIBED. (THE AUTHOR HAS BUILT A COMPUTER BUT IT IS SOMEWHAT BUILT A COMPUTER BUT IT IS SOMEWHAT LARGER THAN THE ONE PESCRIBED HERE! CONCERNING COMBINATIONAL DETAILS DETAILS CONCERNING COMBINATIONAL
LOGIC PESIGN AND SEQUENCING OF OPERATIONS ARE AVAILABLE IN ANY GOOD TEXT
BOOK OR MANUFACTURER'S LITERATURE.
IT IS HOPED THAT THE MACHINE DESCRIBED
CAN BE BUILT FOR \$300 NOT INCLUDING
POWER SUPPLIES OR I/O EQUIPMENT. A
PENETRATING SEARCH OF THE SURPLUS
MARKET SHOULD PRODUCE A TELETYPE MACHINE WITH PAPER TAPE, AN IDEAL I/O DEVICE, WITH A GOOD DESK CALCULATOR PROGRAM, THIS SMALL COMPUTER SHOULD OUTPERFORM ELECTRONIC DESK CALCULATORS IN THE \$3K TO \$5K RANGE. HOWEVER, BEING A GENERAL PURPOSE COMPUTER, WE ITS APPLICATIONS ARE LIMITED ONLY BY ONES IMAGINATION, PROGRAMMING SKILL, AND THE MACHINE'S MEMORY CAPACITY (IN THAT ORDER). ADDRESS ANY COMMENTS OR CRITICISMS ABOUT THESE SHEETS TO: HAL CHAMBERLIN 123 ASHE AVE. RALEIGH NORTH CAROLINA 27605. IF ANYBODY BUILDS ONE OF THESE AND WOULD LIKE TO HELP FORM A USER'S GROUP FOR PROGRAM SHARING, WRITE ME!

INSTRUCTION FORMAT ALL OPERATIONS ARE MEMORY-TO-MEMORY ON A SERIAL BY OCTAL DIGIT BASIS.
THEREFORE NO COMPLICATED ACCUMULATORS ARE NEEDED, REDUCING HARDWARE TO A MINIMUM. NUMBERS MAY BE AS SHORT AS 2 DIGITS OR AS LONG AS NEEDED. EACH INSTRUCTION CONSISTS OF 10 OCTAL DIGITS.

THE OP CODE IS 2 2 6 3 5 7 1 2 0 6 3 DIGITS IN LENGTH
THE Q ADDRESS
OP PADDRESS Q ADDRESS SPECIFIES THE MEMORY ADDRESS OF A SOURCE FIELD, AND THE P ADDRESS, A DESTINATION FIELD. IF THESE ADDRESSES ARE MADE FIELDS BY PUTTING A FLAG IN THE LEFTMOST DIGIT, THEY MAY BE MODIFIED BY OTHER INSTRUCT-LONS. A FLAG IN THE RIGHTMOST DIGIT OF AN ADDRESS! SPECIFIES INDIRECT ADDRESSING IN WHICH THE STRING OF 4 DIGITS ADDRESSED ON THE LEFT BY THE INDIRECT ADDRESS ARE USED INSTEAD FOR THE ADDRESS. AS AN EXAMPLE, CONSIDER THE INSTRUCTION "ADD".
THE FIELD AT THE MEMORY LOCATION SPEC-THE FIELD AT THE ADDRESS IS ADDED DIGITIFIED BY THE ADDRESS IS ADDED DIGITBY BIGIT TO THE FIELD AT THE MEMORY
LOCATION SPECIFIED BY THE PADDRESS UNTIL
THE LEFTMOST DIGIT OF THE A FIELD HAS
BEEN ADDED. IF THE CORRESPONDING P
DIGIT DID NOT HAVE A FLAG, 7'S OR O'S ARE
ADDED TO P DIGITS DEPENDING ON Q'S SIGN
UNTIL A FLAG IS FOUND IN THE P FIELD.
THE SUM IS STORED DIGIT-BY-DIGIT AS IT
IS FORMED IN THE P FIELD. NOTE THAT IFIED BY THE Q ADDRESS IS ADDED DIGIT-IS FORMED IN THE P FIELD NOTE THE LENGTH OF THE P FIELD MUST BE EQUAL TO OR GREATER THAN THE LENGTH OF THE Q FIELD.

THE RESULTS OF AN ADD, SUBTRACT, OR
COMPARE INSTRUCTION WILL SET THE +,-, AND 32 SF
ZERO INDICATORS WHICH CAN BE TESTED
ALPHAMERIC CHARACTERS CAN BE
REPRESENTED AS A PAIR OF DIGITS.
33 CF
SOME INSTRUCTIONS WILL NOT USE THE Q
24 C ADDRESS FOR ANYTHING BUT THEY LOAD IT INTO THE Q ADDRESS REGISTER ANYWAY. THESE UNUSED Q FIELDS CAN HOWEVER BE USED TO STORE CONSTANTS, ETC.

AML SE = BY THE MEMORY LOCATION SPECIFIED

MACHINE ORGANIZATION

THE MEMORY HOLDS 4000 OCTAL DIGITS. AN ADDITIONAL BIT INFACH DIGIT LOCATION IS THE FLAG, WHICH DEFINES BOUNDARIES BETWEEN GROUPS OF DIGITS CALLED FIELDS. THE FLAG CAN ALSO BE USED TO SPECIFY AN INDIRECT ADDRESS IN AN INSTRUCTION. GIVEN A MEMORY ADDRESS, THE FIELD AT THAT GIVEN A MEMORY ADDRESS, THE FIELD AT THE ADDRESS IS FOUND BY MOVING LEFT (TO LOWER ADDRESSES) UNTIL A DIGIT WITH THE FLAG SET IS FOUND. FIELDS ARE TREATED AS OCTAL NUMBERS. NEGATIVE OCTAL NUMBERS ARE STORED IN 8'S COMPLEMENT FORM. A FIELD IS NEGATIVE IF THE LEFTMOST DIGIT IS A 4,5,6,087. TO COMPLEMENT A NUMBER, SUBTRACT EACH DIGIT FROM 7 AND ADD TO THE RESULTING FIELD. EXAMPLES:

A PIECE OF MEMORY

RIGHT

053276377776513000000121

THE FIELD'S 1072, 15 053; = 40,0

THE FIELD AT 1071 15 05 = 510

THE FIELD AT 1073, 15 0532, = 346,0

THE FIELD AT 10758 IS 2768 = 19010

THE FIELD AT 1106, 15 6513, =-1265, =-69310

THE FIELD AT 1102, 15 77778 = -0001 = -110

THE FIELD AT IIIS, IS GOOLS = 110

THE FIELD AT 1077, 15 37, = 31,0

INSTRUCTION EXAMPLES

THE INSTRUCTION 113003 0002 15 DONE

30117777770023007 THE INSTRUCTION 22 30003013 IS DONE NOTE THAT PADDRESS IS INDIRECT. PIS REPLACED BY 3011 WHICH IS COME DIRECT. MEMORY NOW CONTAINS:

THE INSTRUCTION 4546500000 WILL RESULT IN A BRANCH TO 4650 BECAUSE THE RESULT OF THE LAST ARITHMETIC OPERATION WAS NOT ZERO. 53 BPZ BRANCH + OR Ø

+OR-45 BNPI

BPI

43 BPZI

44 BNI

INSTRUCTION SET

OPERATION

MOVE FIELD

MOVE DIGIT

THE FIELD AMLSE Q ADDRESS 15 MOVED TO MLSB P ADDRESS

THE DIGIT AMLSB

MOVED WITH FLAG TO THE DIGIT

POSITION AMLSB P ADDRESS

THE Q ADDRESS

FIELD AMLSB P

THE RIGHTMOST DIGIT OF THE Q

ADDRESS IS TO THE DIGIT POSITION AMILS P ADDR.

THE FIELD AMLSB A ADDRESS IS ADDED TO THE FIELD AMLSB P ADDRESS. RESULT AMLSB PADDR.

IS MOVED TO THE

MOVE FIELD

ADDRESS. MOVE DIGIT

ADD

22 SUB SUBTRACT

ADDI ADD IMMEDIATE

IMMEDIATE

CLEAR FLAG

Q ADDRESS 15

COMPARE THE FIELD AMLSE

SUBTRACTED FROM

THE FIELD AMLSB

BRANCH POSITIVE

BRANCH NEGATIVE

P ADDRESS. THE DIFFERENCE IS

DISCARDED. 14 CI COMPARE IMMEDIA

NOP NO OPERATION

INDICATOR

TOR Ø

INDICATOR

42 BZI BRANCH ZERO INDICATOR

SET FLAG A FLAG IS SET AMLSB P ADDR.

SUBI SUBTRACT

OF CODE MONIC

26 MVF

25 MVD

16 MVFI

15 MVPI

21 ADD

11

12

40

41

CF

46 BNZI -OR Ø BRANCH 47 B

> IF THE TESTED INDI-CATORS ARE ON, BRANCH TO INSTRUCTION AMLSB P ADDRESS.

50 NOP NO OPERATION BRANCH POSITIVI BP 51 BRANCH TO THE INSTRUCTION AMLSB P ADDRES: IF THE FIELD AMLSB Q ADDRES

52 BZ BRANCH ZERO

IS POSITIVE.

54 BN BRANCH NEGATIV

CONTINUED

ASSUME MEMORY CONTAINS:

673177770023007 THE INSTRUCTION 2630033017 IS PONE MEMORY NOW CONTAINS:

3007777770023007

MEMORY NOW CONTAINS:

3011777772023007

