I see active low press. 1 8 input nand gate to generate a high clock to all the D F/F with '0' as input. The active low press sets the FF. Reset is left for power on clear of the FF's. So 1 8 input NAND and 4 dual FF's are needed.