PDP-8 on FPGA project & where is Hans Pufal?
Peter C. Wallace
pcw at mesanet.com
Sat Dec 20 10:20:52 CST 2008
On Fri, 19 Dec 2008, der Mouse wrote:
> Date: Fri, 19 Dec 2008 10:53:46 -0500 (EST)
> From: der Mouse <mouse at Rodents-Montreal.ORG>
> Reply-To: "General Discussion: On-Topic and Off-Topic Posts"
> <cctalk at classiccmp.org>
> To: "General Discussion: On-Topic and Off-Topic Posts" <cctalk at classiccmp.org>
> Subject: Re: PDP-8 on FPGA project & where is Hans Pufal?
>> Yes, but the goal is to minimize warnings (haha!).....
> Funny, I'd've thought the goal would be to have a working circuit. If
> minimizing warnings really is your goal, there's a very easy fix.
>> Your code above does not result in latches. It results in D type
> What's the difference? As I've learned to use the words, D-flops _are_
> latches. Have I mislearnt?
Yes, a D FF is a _clocked_ latch
Its easy to create (non-clocked) latches in VHDL inadvertently.
These result in _important_ warnings...
> /~\ The ASCII Mouse
> \ / Ribbon Campaign
> X Against HTML mouse at rodents-montreal.org
> / \ Email! 7D C8 61 52 5D E7 2D 39 4E F1 31 3E E8 B3 27 4B
(='.'=) This is Bunny. Copy and paste bunny into your
(")_(") signature to help him gain world domination.
More information about the cctech